Specification for a reconfigurable optoelectronic VLSI processor suitable for digital signal processing

被引:12
|
作者
Fey, D
Kasche, B
Burkert, C
Tschache, O
机构
[1] Univ Jena, Dept Comp Architecture & Commun, D-07745 Jena, Germany
[2] Univ Erlangen Nurnberg, Cept Comp Struct, D-91058 Erlangen, Germany
来源
APPLIED OPTICS | 1998年 / 37卷 / 02期
关键词
D O I
10.1364/AO.37.000284
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
A concept for a parallel digital signal processor based on optical interconnections and optoelectronic VLSI circuits is presented. It is shown that the proper combination of optical communication, architecture, and algorithms allows a throughput that outperforms purely electronic solutions. The usefulness of low-level algorithms from the add-and-shift class is emphasized. These algorithms lead to fine-grain, massively parallel on-chip processor architectures with high demands for optical off-chip interconnections. A comparative performance analysis shows the superiority of a bit-serial architecture. This architecture is mapped onto an optoelectronic three-dimensional circuit, and the necessary optical interconnection scheme is specified. (C) 1998 Optical Society of America.
引用
收藏
页码:284 / 295
页数:12
相关论文
共 50 条
  • [21] Reconfigurable VLSI architecture for FFT processor
    Sung, Tze-Yun
    Hsin, Hsi-Chin
    Ko, Lu-Ting
    [J]. WSEAS Transactions on Circuits and Systems, 2009, 8 (06): : 465 - 474
  • [22] Reconfigurable VLSI Architecture for FFT Processor
    Sung, Tze-Yun
    Hsin, Hsi-Chin
    KO, LU-TING
    [J]. MUSP '06: PROCEEDINGS OF THE 9TH WSEAS INTERNATIONAL CONFERENCE ON MULTIMEDIA SYSTEMS AND SIGNAL PROCESSING, 2009, : 79 - +
  • [23] Processor Designs for Digital Signal Processing.
    Kolb, Hans Joachim
    [J]. Elektronik Munchen, 1982, 31 (21): : 107 - 114
  • [24] A Heterogeneous Digital Signal Processor Implementation for Dynamically Reconfigurable Computing
    Rossi, D.
    Campi, F.
    Deledda, A.
    Spolzino, S.
    Pucillo, S.
    [J]. PROCEEDINGS OF THE IEEE 2009 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2009, : 641 - +
  • [25] RNS Based Reconfigurable Processor for High Speed Signal Processing
    Garai, Partha
    Dutta, Chaitali Biswas
    [J]. TENCON 2014 - 2014 IEEE REGION 10 CONFERENCE, 2014,
  • [26] Configurable and reconfigurable computing for digital signal processing
    Sueyoshi, Toshinori
    Iida, Masahiro
    [J]. IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 2002, E85-A (03) : 591 - 599
  • [27] Biometric speech signal processing in a system with digital signal processor
    Marciniak, T.
    Weychan, R.
    Stankiewicz, A.
    Dabrowski, A.
    [J]. BULLETIN OF THE POLISH ACADEMY OF SCIENCES-TECHNICAL SCIENCES, 2014, 62 (03) : 589 - 594
  • [28] Transients in reconfigurable digital signal processing systems
    Péceli, G
    Kovácsházy, T
    [J]. IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 1999, 48 (05) : 986 - 989
  • [29] Reconfigurable computing for digital signal processing: A survey
    Tessier, R
    Burleson, W
    [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2001, 28 (1-2): : 7 - 27
  • [30] Reconfigurable Computing for Digital Signal Processing: A Survey
    Russell Tessier
    Wayne Burleson
    [J]. Journal of VLSI signal processing systems for signal, image and video technology, 2001, 28 : 7 - 27