共 50 条
- [21] Reconfigurable VLSI architecture for FFT processor [J]. WSEAS Transactions on Circuits and Systems, 2009, 8 (06): : 465 - 474
- [22] Reconfigurable VLSI Architecture for FFT Processor [J]. MUSP '06: PROCEEDINGS OF THE 9TH WSEAS INTERNATIONAL CONFERENCE ON MULTIMEDIA SYSTEMS AND SIGNAL PROCESSING, 2009, : 79 - +
- [23] Processor Designs for Digital Signal Processing. [J]. Elektronik Munchen, 1982, 31 (21): : 107 - 114
- [24] A Heterogeneous Digital Signal Processor Implementation for Dynamically Reconfigurable Computing [J]. PROCEEDINGS OF THE IEEE 2009 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2009, : 641 - +
- [25] RNS Based Reconfigurable Processor for High Speed Signal Processing [J]. TENCON 2014 - 2014 IEEE REGION 10 CONFERENCE, 2014,
- [29] Reconfigurable computing for digital signal processing: A survey [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2001, 28 (1-2): : 7 - 27
- [30] Reconfigurable Computing for Digital Signal Processing: A Survey [J]. Journal of VLSI signal processing systems for signal, image and video technology, 2001, 28 : 7 - 27