Specification for a reconfigurable optoelectronic VLSI processor suitable for digital signal processing

被引:12
|
作者
Fey, D
Kasche, B
Burkert, C
Tschache, O
机构
[1] Univ Jena, Dept Comp Architecture & Commun, D-07745 Jena, Germany
[2] Univ Erlangen Nurnberg, Cept Comp Struct, D-91058 Erlangen, Germany
来源
APPLIED OPTICS | 1998年 / 37卷 / 02期
关键词
D O I
10.1364/AO.37.000284
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
A concept for a parallel digital signal processor based on optical interconnections and optoelectronic VLSI circuits is presented. It is shown that the proper combination of optical communication, architecture, and algorithms allows a throughput that outperforms purely electronic solutions. The usefulness of low-level algorithms from the add-and-shift class is emphasized. These algorithms lead to fine-grain, massively parallel on-chip processor architectures with high demands for optical off-chip interconnections. A comparative performance analysis shows the superiority of a bit-serial architecture. This architecture is mapped onto an optoelectronic three-dimensional circuit, and the necessary optical interconnection scheme is specified. (C) 1998 Optical Society of America.
引用
收藏
页码:284 / 295
页数:12
相关论文
共 50 条
  • [1] A reconfigurable digital signal processor
    Tan, BK
    Ogawa, T
    Yoshimura, R
    Taniguchi, K
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 1998, E81C (09): : 1424 - 1430
  • [2] The output signal of a digital optoelectronic processor
    Kolobrodov, Valentin G.
    Tymchyk, Grygoriy S.
    Kolobrodov, Mykyta S.
    Vasyura, Anatoliy S.
    Komada, Pawel
    Azeshova, Zhanar
    [J]. PHOTONICS APPLICATIONS IN ASTRONOMY, COMMUNICATIONS, INDUSTRY, AND HIGH-ENERGY PHYSICS EXPERIMENTS 2018, 2018, 10808
  • [3] Integrated optoelectronic reconfigurable digital signal processor using smart-detector technology
    Grimm, G
    Kasche, B
    Fey, D
    Erhard, W
    [J]. OPTOELECTRONIC INTEGRATED CIRCUITS IV, 2000, 3950 : 22 - 27
  • [4] VLSI architecture JDF the reconfigurable computing engine for digital signal processing applications
    Chen, LF
    Lai, YK
    [J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 937 - 940
  • [5] A 32-BIT VLSI DIGITAL SIGNAL PROCESSOR
    HAYS, WP
    KERSHAW, RN
    BAYS, LE
    BODDIE, JR
    FIELDS, EM
    FREYMAN, RL
    GAREN, CJ
    HARTUNG, J
    KLINKOWSKI, JJ
    MILLER, CR
    MONDAL, K
    MOSCOVITZ, HS
    ROTBLUM, Y
    STOCKER, WA
    TOW, J
    TRAN, LV
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (05) : 998 - 1004
  • [6] A DIGITAL SPEECH SIGNAL PROCESSOR VLSI - DSSP 1
    KANEKO, T
    YAMAUCHI, H
    IWATA, A
    [J]. REVIEW OF THE ELECTRICAL COMMUNICATIONS LABORATORIES, 1988, 36 (04): : 427 - 432
  • [7] FFT BASED VLSI DIGITAL ARRAY SIGNAL PROCESSOR
    ROBERTS, P
    MAGOTRA, N
    [J]. IEEE INTERNATIONAL CONFERENCE ON SYSTEMS ENGINEERING ///, 1989, : 285 - 288
  • [8] A cost effective interconnection network for reconfigurable computing processor in digital signal processing applications
    Lai, Yeong-Kang
    Chen, Lien-Fei
    Chen, Jian-Chou
    Chiu, Chun-Wei
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2006, E89C (11): : 1674 - 1675
  • [9] Digital Signal Processing on Optoelectronic for SHM
    Flores-Fuentes, W.
    Rivas-Lopez, M.
    Sergiyenko, O.
    Gonzalez-Navarro, F.
    Rivera-Castillo, J.
    Hernandez-Balbuena, D.
    [J]. WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE, WCECS 2013, VOL I, 2013, I : 536 - 541
  • [10] A new generalized reconfigurable architecture for digital signal processor
    Basu, Joyanta
    Sahidullah, Md.
    Sinha, Amitabha
    [J]. ADCOM 2007: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING AND COMMUNICATIONS, 2007, : 333 - 338