High speed, high resolution and low power approaches for SAR A/D converter

被引：0

作者：

Tong, Xingyuan ^{[1
]}

Yang, Yintang ^{[1
]}

Zhu, Zhangming ^{[1
]}

Xiao, Yan ^{[2
]}

Chen, Jianming ^{[2
]}

机构：

[1] Xidian Univ, Inst Microelect, Xian, Peoples R China

[2] Semicond Mfg Int Corp, IP Design Serv Div 2, Shanghai, Peoples R China

来源：

2009 5TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING, VOLS 1-8 | 2009年

关键词：

SAR A/D converter; novel R-C combination based approach; high speed; high resolution; low power;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Through the review and analysis of traditional and some recently, reported conversion methods in SAR A/D converters, high speed, high resolution and low power approaches for SAR A/D converter are discussed. Based on SMIC 65nm CMOS technology, two typical low power methods reported in previous works are validated by circuit design and simulation. Design challenges and considerations of high speed SAR A/D converter are presented. Moreover, C-R combination based high resolution approach is discussed. Finally, a novel R-C combination based method is also addressed and a 10-bit SAR A/D converter with this approach is implemented in SMIC 90nm CMOS process.

引用

页码：2489 / +

页数：2

共 50 条

[11] A clock generator for a high-speed high-resolution pipelined A/D converter
赵磊
杨银堂
朱樟明
刘帘羲
JournalofSemiconductors, 2013, 34 (02) : 72 - 77
[12] A clock generator for a high-speed high-resolution pipelined A/D converter
Zhao Lei
Yang Yintang
Zhu Zhangming
Liu Lianxi
JOURNAL OF SEMICONDUCTORS, 2013, 34 (02)
[13] A Fast Bootstrapped Switch for High-Speed High-Resolution A/D Converter
Huang, Guanzhong
Lin, Pingfen
PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 382 - 385
[14] High-Speed and Low-Power Logic for SAR ADC
Xu, Daiguo
Xu, Shiliu
2017 17TH IEEE INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY (ICCT 2017), 2017, : 1166 - 1170
[15] Low Power/High Speed Optimization approaches of MISTY Algorithm
Rjoub, Abdoul
Ghabashneh, Ehab M.
2016 5TH INTERNATIONAL CONFERENCE ON ELECTRONIC DEVICES, SYSTEMS AND APPLICATIONS (ICEDSA), 2016,
[16] A high speed low power analog to digital converter for biomedical application
Zarifi, M. H.
Frounchi, J.
Asgarifar, S.
Nia, M. Baradaran
Dehkhoda, F.
2008 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-4, 2008, : 1211 - 1214
[17] A Low Power High Resolution Time to Digital Converter for ADPLL Application
Molaei, Hasan
Hajsadeghi, Khosrow
2016 IEEE 59TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2016, : 667 - 670
[18] Novel Design for High Speed and Resolution Delta-sigma A/D Converter
TANG Sheng-xue1
2. College of Physics Science and Information Engineering
Semiconductor Photonics and Technology, 2007, (01) : 12 - 15
[19] Design, development and implementation of a low power and high speed pipeline A/D converter in submicron CMOS technology
Khan, Muhammad Imran
Qamar, Affaq
Shabbir, Faisal
Shoukat, Rizwan
MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2017, 23 (12): : 6005 - 6014
[20] Design, development and implementation of a low power and high speed pipeline A/D converter in submicron CMOS technology
Muhammad Imran Khan
Affaq Qamar
Faisal Shabbir
Rizwan Shoukat
Microsystem Technologies, 2017, 23 : 6005 - 6014

← 1 2 3 4 5 →