Implementation of a parallel SAD based wavefront sensor architecture on FPGA

被引:1
|
作者
Kincses, Zoltan [1 ]
Nagy, Zoltan [2 ]
Orzo, Laszlo [2 ]
Szolgay, Peter [2 ]
Mezo, Gyoergy [3 ]
机构
[1] Univ Pannonia, Dept Elect Engn & Informat Syst, Veszprem, Hungary
[2] Hungarian Acad Sci, Inst Comp & Automat, Cellular Sensory & Wave Comp Lab, Budapest, Hungary
[3] Heliophys Observat, Debrecen, Hungary
关键词
FPGA; wavefront sensor; SAD; ADAPTIVE OPTICS;
D O I
10.1109/ECCTD.2009.5275110
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Wavefront aberration caused by turbulent or rapidly changing media can considerably degrade the performance of an imaging system. Adaptive optics can dynamically compensate these wavefront distortions and so provide corrected imaging. We developed an affordable adaptive optic system which combines CMOS sensor and LCOS display technology with the FPGA devices parallel computing capabilities. High speed and accurate wavefront sensor is fundamental part of any adaptive optic system. In this paper, an efficient FPGA implementation of the Sum of Absolute Differences (SAD) algorithm is introduced which accomplish correlation based wavefront sensing. This architecture was implemented on a Spartan-3 FPGA and is capable to measure the incoming wavefront at the speed of sensor data acquisition speed.
引用
收藏
页码:823 / +
页数:2
相关论文
共 50 条
  • [41] FPGA IMPLEMENTATION OF HIGH SPEED VEDIC MULTIPLIER USING CSLA FOR PARALLEL FIR ARCHITECTURE
    Naaz, Amina S.
    Pradeep, M. N.
    Bhairannawar, Satish
    Halvi, Srinivas
    2014 2ND INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS), 2014,
  • [42] Modified FPGA based Design and Implementation of Reconfigurable FFT Architecture
    Bhakthavatchalu, Ramesh
    Kripalal, Ammu
    Nair, Suchitra
    Venugopal, Pallavi
    Viswanath, Meera
    2013 IEEE INTERNATIONAL MULTI CONFERENCE ON AUTOMATION, COMPUTING, COMMUNICATION, CONTROL AND COMPRESSED SENSING (IMAC4S), 2013, : 818 - 822
  • [43] Implementation of FPGA design of FFT architecture based on CORDIC algorithm
    Inguva, Sharath Chandra
    Seventiline, J. B.
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2021, 108 (11) : 1914 - 1939
  • [44] A parallel architecture for implementation of filters based on order statistics
    Gasteratos, A
    Andreadis, I
    Tsalides, P
    PATTERN RECOGNITION LETTERS, 1998, 19 (09) : 815 - 820
  • [45] Image compression sensor based on column parallel architecture
    Hamamoto, T
    Aizawa, K
    Hatori, M
    COMPUTERS & ELECTRICAL ENGINEERING, 1997, 23 (06) : 463 - 473
  • [46] Parallel FPGA implementation of DCD algorithm
    Liu, Jie
    Quan, Zhi
    Zakharov, Yuriy
    PROCEEDINGS OF THE 2007 15TH INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING, 2007, : 331 - +
  • [47] Design and Implementation of Image Sensor Data Capture Based on FPGA
    Krainyk Y.
    SN Computer Science, 5 (1)
  • [48] Design and Implementation of FPGA Based Processor for Wireless Sensor Nodes
    Pragati, Sugantha R.
    Jawahar, A.
    2017 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), 2017, : 1912 - 1916
  • [49] An FPGA and ASIC Implementation of Cubing Architecture
    B. Naresh Kumar Reddy
    B. Seetharamulu
    G. Siva Krishna
    B. Veena Vani
    Wireless Personal Communications, 2022, 125 : 3379 - 3391
  • [50] Design and implementation of a new FPGA architecture
    Ma, XJ
    Tong, JR
    2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 816 - 819