共 48 条
- [11] Comparative Study of FinFET versus HKMG Bulk CMOS in 16 nm Technology: Current Mirror Perspective [J]. 2018 PROCEEDINGS OF THE INTERNATIONAL JAPAN-AFRICA CONFERENCE ON ELECTRONICS, COMMUNICATIONS, AND COMPUTATIONS (JAC-ECC 2018), 2018, : 61 - 64
- [12] Study of nanoimprint applications toward 22nm node CMOS devices [J]. EMERGING LITHOGRAPHIC TECHNOLOGIES XII, PTS 1 AND 2, 2008, 6921
- [13] Design of Charge Pump with Low Voltage Differential Current Mirror in 22nm CMOS Technology [J]. 2021 THE 6TH INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM 2021), 2021, : 218 - 221
- [14] Design and Process Co-optimization for 28nm/22nm and Beyond - A Foundry's Perspective [J]. 2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, 2009, : 418 - 418
- [17] A Performance Study of 22nm FDSOI CMOS for Wideband 5G Power Amplifier Applications [J]. PROCEEDINGS OF THE 2022 14TH GERMAN MICROWAVE CONFERENCE (GEMIC), 2022, : 61 - 64
- [18] Design of Sense Amplifier for Wide Voltage Range Operation of Split Supply Memories in 22nm HKMG CMOS Technology [J]. 2020 33RD INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2020 19TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2020, : 37 - 42
- [19] Comparative Study on 45nm, 90nm and 180nm 6T SRAM Technologies [J]. 2024 7TH INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS, ICDCS 2024, 2024, : 271 - 275
- [20] ETSOI CMOS for system-on-chip applications featuring 22nm gate length, sub-100nm gate pitch, and 0.08μm2 SRAM cell [J]. IEEE Symp VLSI Circuits Dig Tech Pap, 2011, (128-129):