Pars network: A multistage interconnection network with fault-tolerance capability

被引：30

作者：

Bistouni, Fathollah ^{[1
]}

Jahanshahi, Mohsen ^{[2
]}

机构：

[1] Islamic Azad Univ, Dept Informat Technol, Qazvin Branch, Qazvin, Iran

[2] Islamic Azad Univ, Cent Tehran Branch, Young Researchers & Elite club, Tehran, Iran

来源：

JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING | 2015年 / 75卷

关键词：

Multi-processor systems; Multistage interconnection network; Fault-tolerance; Pars network; Reliability; Self-routing; Cost-effectiveness; RELIABILITY-ANALYSIS; PERFORMANCE EVALUATION; DESIGN;

D O I：

10.1016/j.jpdc.2014.08.005

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

Interconnection networks are used for communication between nodes in multi-processor systems as well as super-systems. These systems require effective communication between the processor and memory blocks and therefore, interconnection networks are considered as the heart of the parallel processing and multi-processor systems. Multistage interconnection networks (MINs) are the main option for use in supercomputer environments that consist of thousands of processing elements. In this paper, a regular class of fault-tolerant MINs named Pars network along with its routing algorithm are presented. Analytical results demonstrate that the Pars network outperforms known regular networks, namely ABN, ASEN, EGN, and IEGN in terms of cost, fault-tolerance, terminal reliability, mean time to failure, and permutation capability. (C) 2014 Elsevier Inc. All rights reserved.

引用

页码：168 / 183

页数：16

共 50 条

[31] MULTISTAGE INTERCONNECTION NETWORK RELIABILITY
BLAKE, JT
TRIVEDI, KS
[J]. IEEE TRANSACTIONS ON COMPUTERS, 1989, 38 (11) : 1600 - 1604
[32] FAULT-TOLERANCE AND DIAGNOSABILITY OF A CLASS OF BINOMIAL INTERCONNECTION NETWORKS
GHAFOOR, A
BASHKOW, TR
GHAFOOR, I
[J]. AFIPS CONFERENCE PROCEEDINGS, 1986, 55 : 297 - &
[33] Design of a fault tolerant multistage interconnection network with parallel duplicated switches
Kamiura, N
Kodera, T
Matsui, N
[J]. IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2000, : 143 - 151
[34] Preliminary Experiments on Fault-Tolerance of a Small Convolutional Neural Network
Kaneko, Haruhiko
[J]. 2018 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS-TAIWAN (ICCE-TW), 2018,
[35] A novel buffering fault-tolerance approach for network on chip (NoC)
Jafarzadeh, Nima
Jalili, Ahmad
Alzubi, Jafar A.
Rezaee, Khosro
Liu, Yang
Gheisari, Mehdi
Bigham, Bahram Sadeghi
Javadpour, Amir
[J]. IET CIRCUITS DEVICES & SYSTEMS, 2023, 17 (04) : 250 - 257
[36] Fault-Tolerance Data Aggregation for Clustering Wireless Sensor Network
Ren, Shu Qin
Park, Jong Sou
[J]. WIRELESS PERSONAL COMMUNICATIONS, 2009, 51 (01) : 179 - 192
[37] Information packets and MPC enable fault-tolerance in network control
Klinkhieo, Supat
Kambhampati, Chandra
Patton, Ronald J.
[J]. 2006 IEEE CONFERENCE ON EMERGING TECHNOLOGIES & FACTORY AUTOMATION, VOLS 1 -3, 2006, : 457 - +
[38] Multipath Fault-Tolerance Routing Mechanism in Data Center Network
Ya, Nan
Wang, Xingwei
Zhang, Shuang
Huang, Min
[J]. 2018 17TH INTERNATIONAL SYMPOSIUM ON DISTRIBUTED COMPUTING AND APPLICATIONS FOR BUSINESS ENGINEERING AND SCIENCE (DCABES), 2018, : 246 - 249
[39] Fault-Tolerance Data Aggregation for Clustering Wireless Sensor Network
Shu Qin Ren
Jong Sou Park
[J]. Wireless Personal Communications, 2009, 51 : 179 - 192
[40] Permutation capability and connectivity of enhanced multistage interconnection network(E-MIN)
Arige, Subrwnanyam
Prasad, E. V.
Reddy, Nadarmmi C.
[J]. 2006 INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING AND COMMUNICATIONS, VOLS 1 AND 2, 2007, : 7 - +

← 1 2 3 4 5 →