Device Architectures for High-speed SiGe HBTs

被引：32

作者：

Ruecker, H. ^{[1
]}

Heinemann, B. ^{[1
]}

机构：

[1] IHP Leibniz Inst Innovat Mikroelekt, Technol Pk 25, D-15236 Frankfurt, Germany

来源：

2019 IEEE BICMOS AND COMPOUND SEMICONDUCTOR INTEGRATED CIRCUITS AND TECHNOLOGY SYMPOSIUM (BCICTS 2019) | 2019年

关键词：

Si/SiGe HBT; BiCMOS; millimeter-wave; GHZ;

D O I：

10.1109/bcicts45179.2019.8972757

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper reviews recent developments in process technology of high-speed SiGe HBTs at IHP. Two device concepts, one with selective epitaxial growth and one with non-selective epitaxial growth of the base, are analyzed with respect to their impact on radio frequency performance. Both device architectures take advantage of a low-resistive base link formed by selective epitaxial growth of extrinsic base regions after emitter structuring. As an intermediate result of the European project TARANTO, HBTs with f(T) values of 470 GHz and f(MAX) values of 610 GHz are demonstrated in a 130 nm BiCMOS process.

引用

页数：7

共 50 条

[1] A TCAD-based roadmap for high-speed SiGe HBTs
Schroter, M.
Rosenbaum, T.
Voinigescu, S. P.
Chevalier, P.
[J]. 2014 IEEE 14TH TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS (SIRF), 2014, : 80 - 82
[2] Novel collector design for high-speed SiGe:C HBTs
Heinemann, B
Rücker, H
Barth, R
Bauer, J
Bolze, D
Bugiel, E
Drews, J
Ehwald, KE
Grabolla, T
Haak, U
Höppner, W
Knoll, D
Krüger, D
Kuck, B
Kurps, R
Marschmeyer, M
Richter, HH
Schley, P
Schmidt, D
Scholz, R
Tillack, B
Winkler, W
Wolansky, D
Wulf, HE
Yamamoto, Y
Zaumseil, P
[J]. INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, 2002, : 775 - 778
[3] A Novel Ccb and Rb Reduction Technique for High-Speed SiGe HBTs
Cheng, Peng
Liu, Qizhi
Camillo-Castillo, Renata
Liedy, Bob
Adkisson, James
Pekarik, John
Gray, Peter
Kaszuba, Philip
Moszkowicz, Leon
Zetterlund, Bjorn
Macha, Keith
Tallman, Kurt
Khater, Marwan
Harame, David
[J]. 2012 IEEE BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING (BCTM), 2012,
[4] Design and Optimization of Superjunction Collectors for Use in High-Speed SiGe HBTs
Yuan, Jiahui
Cressler, John D.
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (06) : 1655 - 1662
[5] A selective epitaxy collector module for high-speed Si/SiGe:C HBTs
Geynet, B.
Chevalier, P.
Brossard, F.
Vandelle, B.
Schwartzmann, T.
Buczko, M.
Avenier, G.
Dutartre, D.
Dambrine, G.
Danneville, F.
Chantre, A.
[J]. SOLID-STATE ELECTRONICS, 2009, 53 (08) : 873 - 876
[6] A low-parasitic collector construction for high-speed SiGe:C HBTs
Heinemann, B
Barth, R
Bolze, D
Drews, J
Formanek, P
Grabolla, T
Haak, U
Höppner, W
Knoll, D
Köpke, K
Kuck, B
Kurps, R
Marschmeyer, S
Richter, HH
Rücker, H
Schley, P
Schmidt, D
Winkler, W
Wolansky, D
Wulf, HE
Yamamoto, Y
[J]. IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 251 - 254
[7] High-speed scaled-down self-aligned SEG SiGe HBTs
Washio, K
Ohue, E
Hayami, R
Kodama, A
Shimamoto, H
Miura, M
Oda, K
Suzumura, I
Tominari, T
Hashimoto, T
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (12) : 2417 - 2424
[8] A Novel Superjunction Collector Design for Improving Breakdown Voltage in High-Speed SiGe HBTs
Yuan, Jiahui
Cressler, John D.
[J]. PROCEEDINGS OF THE 2009 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 2009, : 75 - 78
[9] TCAD Calibration of High-Speed Si/SiGe HBTs in 55-nm BiCMOS
Vu, V-T
Celi, D.
Zimmer, T.
Fregonese, S.
Chevalier, P.
[J]. SIGE, GE, AND RELATED MATERIALS: MATERIALS, PROCESSING, AND DEVICES 7, 2016, 75 (08): : 113 - 119
[10] The influence of parasitic resistances on the fT-optimisation of high-speed SiGe-HBTs
Agarwal, P
Huizing, HGA
Magnée, PHC
[J]. ESSDERC 2003: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2003, : 291 - 294

← 1 2 3 4 5 →