TAC: Testing Time Reduction for Digitally-Calibrated Designs

被引:0
|
作者
Chang, Hsiu-Ming [1 ]
Cheng, Kwang-Ting [1 ]
机构
[1] Univ Calif Santa Barbara, Dept Elect & Comp Engn, Santa Barbara, CA 93106 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
For digitally-calibrated analog, mixed-signal and radio-frequency (AMS/RF) circuits, it is desirable to stop the calibration process as soon as it reaches convergence. Such a strategy can avoid wasting unnecessary calibration time and ensure high calibration quality during production testing. However, due to the lack of systematic methods for convergence detection, existing digitally-calibrated designs simply allot a fixed and sufficiently long period of time for calibration. In this paper, we propose a method to reduce testing time by terminating calibration at convergence for circuits that employ the least-mean-square (LMS) algorithm for built-in calibration. We observe the fluctuation range of the tap coefficients in the digital calibration unit to determine whether the convergence criteria are met and subsequently terminate the calibration process. We conduct two case studies - a digitally-calibrated pipelined ADC and a digitally-calibrated image-reject receiver - to demonstrate the generality and effectiveness of our proposed method. In comparison with the existing termination policy, our proposed method, on average, can reduce the calibration time by 70%.
引用
收藏
页码:46 / 51
页数:6
相关论文
共 50 条
  • [21] A 16b 10MS/s Digitally Self-Calibrated ADC with Time Constant Control
    Oh, Tae-Hwan
    Lee, Ho-Young
    Kim, Ju-Hwa
    Park, Ho-Jin
    Moon, Kyoung-Ho
    Kim, Jae-Whui
    Lee, Hae-Seung
    PROCEEDINGS OF THE IEEE 2008 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2008, : 113 - +
  • [22] Testing and testable designs for one-time programmable FPGAs
    Liu, T
    Huang, WK
    Meyer, FJ
    Lombardi, F
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2000, 19 (11) : 1370 - 1375
  • [23] Test Time Reduction in EDT Bandwidth Management for SoC Designs
    Janicki, Jakub
    Kassab, Mark
    Mrugalski, Grzegorz
    Mukherjee, Nilanjan
    Rajski, Janusz
    Tyszer, Jerzy
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2013, 32 (11) : 1776 - 1786
  • [24] A Power Reduction Method for Scan Testing in Ultra-Low Power Designs
    Iwata, Hiroyuki
    Maeda, Yoichi
    Matsushima, Jun
    2021 IEEE 30TH ASIAN TEST SYMPOSIUM (ATS 2021), 2021, : 141 - 141
  • [25] Reduction of testing time in structural durability proof
    Sonsino, Cetin Morris
    Materialpruefung/Materials Testing, 2003, 45 (04): : 133 - 144
  • [26] Designs fabrications and testing of a mechanical time delay micro-mechanism
    Liu, J
    Fan, L
    DeVoe, DL
    MEMS 2005 Miami: Technical Digest, 2005, : 367 - 370
  • [27] Real Time Digitally Assisted Analog Motion Artifact Reduction in Ambulatory ECG Monitoring System
    Kim, Sunyoung
    Kim, Hyejung
    Van Helleputte, Nick
    Van Hoof, Chris
    Yazicioglu, Refet Firat
    2012 ANNUAL INTERNATIONAL CONFERENCE OF THE IEEE ENGINEERING IN MEDICINE AND BIOLOGY SOCIETY (EMBC), 2012, : 2096 - 2099
  • [28] Fabrication and Testing of Bioinspired Surface Designs for Friction Reduction at the Piston Ring and Liner Interface
    Maddox, Shelby R.
    Gangopadhyay, Arup
    Ghaednia, Named
    Cai, Jiyu
    Han, Xiaoxiao
    Meng, Xiangbo
    Goss, Josue A.
    Zou, Min
    JOURNAL OF TRIBOLOGY-TRANSACTIONS OF THE ASME, 2021, 143 (05):
  • [29] A methodology for test time reduction in rubber part testing
    Steinweger, T
    Flamm, M
    Weltin, U
    CONSTITUTIVE MODELS FOR RUBBER III, 2003, : 27 - 32
  • [30] TEST TIME REDUCTION THROUGH OPTIMAL DEGRADATION TESTING
    Yang, Guangbin
    INTERNATIONAL JOURNAL OF RELIABILITY QUALITY & SAFETY ENGINEERING, 2010, 17 (05): : 495 - 503