A hardware implementation in FPGA of the Rijndael algorithm

被引：0

作者：

Chitu, C ^{[1
]}

Chien, D ^{[1
]}

Chien, C ^{[1
]}

Verbauwhede, I ^{[1
]}

Chang, F ^{[1
]}

机构：

[1] Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90095 USA

来源：

2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS | 2002年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

Implementation in FPGA of the new Advanced Encryption Standard, Rijndael, was developed and experimentally tested using the Insight Development Kit board, based on Xilinx Virtex II XC2V1000-4 device. The experimental clock frequency was equal to 75 MHz and translates to the throughputs of 739 Mbit/s for Rijndael with block size and key size of 128 bits, respectively. This circuit has capability to handle encryption/decryption and fitted in one FPGA taking approximately 84% of the area. Our work supplements and extends other research efforts [1] [2].

引用

页码：507 / 510

页数：4

共 50 条

[41] Reconfigurable hardware implementation of K-nearest neighbor algorithm on FPGA
Yacoub, Mohammed H.
Ismail, Samar M.
Said, Lobna A.
Madian, Ahmed H.
Radwan, Ahmed G.
AEU - International Journal of Electronics and Communications, 2024, 173
[42] Hardware implementation of a background substraction algorithm in FPGA-based platforms
Calvo-Gallego, Elisa
Sanchez-Solano, Santiago
Brox Jimenez, Piedad
2015 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT), 2015, : 1688 - 1693
[43] Efficient implementation of Rijndael encryption in reconfigurable hardware: Improvements and design tradeoffs
Standaert, FX
Rouvroy, G
Quisquater, JJ
Legat, JD
CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS CHES 2003, PROCEEDINGS, 2003, 2779 : 334 - 350
[44] Analysis and Implementation of Proficient Rijndael Algorithm with Optimized Computation
Sukhavasi, Susrutha Babu
Sukhavasi, Suparshya Babu
Elleithy, Khaled
Elleithy, Abdelrahman
2017 IEEE LONG ISLAND SYSTEMS, APPLICATIONS AND TECHNOLOGY CONFERENCE (LISAT), 2017,
[45] An FPGA implementation of the AES-Rijndael in OCB/ECB modes of operation
Chitu, C
Glesner, M
MICROELECTRONICS JOURNAL, 2005, 36 (02) : 139 - 146
[46] FPGA implementation of a ridge extraction fingerprint algorithm based on microblaze and hardware coprocessor
Lopez-Garcia, Mariano
Navarro, Enrique F. Canto
2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 79 - 83
[47] TERO-Based Detection of Hardware Trojans on FPGA Implementation of the AES Algorithm
Digital IC DEsign and Systems Laboratory , Computer and Informatics Engineering Department, TEI of Western Greece, Greece
不详
Proc. - Euromicro Conf. Digit. Syst. Des., DSD, (678-681):
[48] TERO-based Detection of Hardware Trojans on FPGA Implementation of the AES Algorithm
Kitsos, Paris
Stefanidis, Kyriakos
Voyiatzis, Artemios G.
19TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2016), 2016, : 678 - 681
[49] An improved non-uniformity correction algorithm and its hardware implementation on FPGA
Rong Shenghui
Zhou Huixin
Wen Zhigang
Qin Hanlin
Qian Kun
Cheng Kuanhong
INFRARED PHYSICS & TECHNOLOGY, 2017, 85 : 410 - 420
[50] Hardware implementation of Moore test on FPGA
Hisakado, T
Nishimura, T
Okumura, K
2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS, 2002, : 653 - 656

← 1 2 3 4 5 →