A hardware implementation in FPGA of the Rijndael algorithm

被引：0

作者：

Chitu, C ^{[1
]}

Chien, D ^{[1
]}

Chien, C ^{[1
]}

Verbauwhede, I ^{[1
]}

Chang, F ^{[1
]}

机构：

[1] Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90095 USA

来源：

2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS | 2002年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

Implementation in FPGA of the new Advanced Encryption Standard, Rijndael, was developed and experimentally tested using the Insight Development Kit board, based on Xilinx Virtex II XC2V1000-4 device. The experimental clock frequency was equal to 75 MHz and translates to the throughputs of 739 Mbit/s for Rijndael with block size and key size of 128 bits, respectively. This circuit has capability to handle encryption/decryption and fitted in one FPGA taking approximately 84% of the area. Our work supplements and extends other research efforts [1] [2].

引用

页码：507 / 510

页数：4

共 50 条

[31] Design and implementation of Rijndael algorithm for GSM encryption
Soyjaudah, KMS
Hosany, MA
Jamaloodeen, A
SYMPOTIC '04: JOINT IST WORKSHOP ON MOBILE FUTURE & SYMPOSIUM ON TRENDS IN COMMUNICATIONS, PROCEEDINGS, 2004, : 106 - 109
[32] Power analysis of an FPGA -: Implementation of Rijndael:: Is pipelining a DPA countermeasure?
Standaert, FX
Örs, SB
Preneel, B
CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2004, PROCEEDINGS, 2004, 3156 : 30 - 44
[33] Rijndael FPGA implementation utilizing look-up tables
McLoone, M
McCanny, JV
SIPS 2001: IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2001, : 349 - 360
[34] A high speed ASIC implementation of the Rijndael algorithm
Sever, R
Ismailoglu, AN
Tekmen, YC
Askar, M
2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 541 - 544
[35] FPGA Hardware Implementation of DOA Estimation Algorithm Employing LU Decomposition
Hussain, Ahmed A.
Tayem, Nizar
Butt, Muhammad Omair
Soliman, Abdel-Hamid
Alhamed, Abdulrahman
Alshebeili, Saleh
IEEE ACCESS, 2018, 6 : 17666 - 17680
[36] Hardware Implementation of Math Module based on CORDIC Algorithm using FPGA
Ibrahim, Muhammad Nasir
Tack, Chen Kean
Idroas, Mariani
Bilmas, Siti Noormaya
Yahya, Zuraimi
2013 19TH IEEE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS (ICPADS 2013), 2013, : 628 - 632
[37] A Hardware Oriented Approximate Convex Hull Algorithm and its FPGA Implementation
Mori, Tatsuma
Manabe, Taito
Shibata, Yuichiro
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2022, E105A (03) : 459 - 467
[38] FPGA implementation of hardware voter
Krstic, MD
Stojcev, MK
TELSIKS 2001, VOL 1 & 2, PROCEEDINGS, 2001, : 401 - 404
[39] Reconfigurable hardware implementation of K-nearest neighbor algorithm on FPGA
Yacoub, Mohammed H.
Ismail, Samar M.
Said, Lobna A.
Madian, Ahmed H.
Radwan, Ahmed G.
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2024, 173
[40] FPGA based Hardware Implementation of Hybrid Cryptographic Algorithm for Encryption and Decryption
Shende, Vikrant
Kulkarni, Meghana
2017 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, COMMUNICATION, COMPUTER, AND OPTIMIZATION TECHNIQUES (ICEECCOT), 2017, : 416 - 419

← 1 2 3 4 5 →