共 50 条
- [41] Hardware implementation of AES encryption and decryption system based on FPGA Open Cybernetics and Systemics Journal, 2015, 9 (01): : 1373 - 1377
- [42] A lightweight concurrent fault detection scheme for the AES S-boxes using normal basis CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2008, PROCEEDINGS, 2008, 5154 : 113 - 129
- [43] High Performance Hardware Implementation of AES Using Minimal Resources 2013 INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND SIGNAL PROCESSING (ISSP), 2013, : 338 - 343
- [44] A High Performance Hardware Implementation Image Encryption With AES Algorithm THIRD INTERNATIONAL CONFERENCE ON DIGITAL IMAGE PROCESSING (ICDIP 2011), 2011, 8009
- [45] Implementation of Pipelined Hardware Architecture for AES Algorithm using FPGA 2014 INTERNATIONAL CONFERENCE ON COMMUNICATION AND NETWORK TECHNOLOGIES (ICCNT), 2014, : 260 - 264
- [46] Research on the Optimization Scheme of Arc Fault Detection Hardware Parameters Based on Bayesian Optimization 2023 IEEE 68TH HOLM CONFERENCE ON ELECTRICAL CONTACTS, HOLM, 2023, : 180 - 185
- [48] On a High-performance and Balanced Method of Hardware Implementation for AES 2013 IEEE 7TH INTERNATIONAL CONFERENCE ON SOFTWARE SECURITY AND RELIABILITY - COMPANION (SERE-C), 2013, : 16 - 20
- [49] A compact piplined hardware implementation of the AES-128 cipher THIRD INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: NEW GENERATIONS, PROCEEDINGS, 2006, : 216 - +
- [50] Real-time Sensor Fault Detection and Isolation in Power System with Hardware Implementation 2016 North American Power Symposium (NAPS), 2016,