A RELIABLE FAULT DETECTION SCHEME FOR THE AES HARDWARE IMPLEMENTATION

被引:0
|
作者
Bedoui, Mouna [1 ]
Mestiri, Hassen [1 ]
Bouallegue, Belgacem [1 ]
Machhout, Mohsen [1 ]
机构
[1] Univ Monastir, Fac Sci Monastir, Elect & Microelect Lab, Monastir, Tunisia
关键词
Hardware Implementation; Fault detection; AES; FPGA;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Following the decision to choose Rijndael as the successor of Data Encryption Standard (DES), Advanced Encryption Standard (AES) was increasingly used in numerous applications which require confidentiality and the secure exchange of the data. While security is a property increasingly sought for many applications (credit cards, telecommunications...), it becomes necessary to consider physical attacks as a source of faults. For example, fault attacks are used to change the behavior of a system and recover meaningful data remain secret. This technique is called Differential Fault Analysis (DFA). To protect the AES algorithm against attacks by fault injection, several fault detection schemes were proposed, which is based on information, hardware or temporal redundancy. In this paper, we implemented the AES algorithm in the encryption process. Also, we proposed a reliable fault detection scheme for the AES algorithm. Our simulations show that the fault coverage of the proposed scheme for single and multiple random errors achieves 99.998%. Moreover, the fault coverage, area overhead, throughput and frequency degradation of our modified AES architecture are also compared to those of the previously reported fault detection schemes.
引用
收藏
页码:47 / 52
页数:6
相关论文
共 50 条
  • [41] Hardware implementation of AES encryption and decryption system based on FPGA
    Zhu, Shihai
    Open Cybernetics and Systemics Journal, 2015, 9 (01): : 1373 - 1377
  • [42] A lightweight concurrent fault detection scheme for the AES S-boxes using normal basis
    Mozaffari-Kermani, Mehran
    Reyhani-Masoleh, Arash
    CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2008, PROCEEDINGS, 2008, 5154 : 113 - 129
  • [43] High Performance Hardware Implementation of AES Using Minimal Resources
    Abhijith, P. S.
    Srivastava, Mallika
    Mishra, Aparna
    Goswami, Manish
    Singh, B. R.
    2013 INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND SIGNAL PROCESSING (ISSP), 2013, : 338 - 343
  • [44] A High Performance Hardware Implementation Image Encryption With AES Algorithm
    Farmani, Ali
    Jafari, Mohamad
    Miremadi, Seyed Sohrab
    THIRD INTERNATIONAL CONFERENCE ON DIGITAL IMAGE PROCESSING (ICDIP 2011), 2011, 8009
  • [45] Implementation of Pipelined Hardware Architecture for AES Algorithm using FPGA
    Kumar, J. Senthil
    Mahalakshmi, C.
    2014 INTERNATIONAL CONFERENCE ON COMMUNICATION AND NETWORK TECHNOLOGIES (ICCNT), 2014, : 260 - 264
  • [46] Research on the Optimization Scheme of Arc Fault Detection Hardware Parameters Based on Bayesian Optimization
    Yang, Qi
    Wang, Jing
    Zhao, Yuming
    Meng, Yu
    Li, Xingwen
    2023 IEEE 68TH HOLM CONFERENCE ON ELECTRICAL CONTACTS, HOLM, 2023, : 180 - 185
  • [47] Hardware Implementation of AES Algorithm with Logic S-box
    Oukili, Soufiane
    Bri, Seddik
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2017, 26 (09)
  • [48] On a High-performance and Balanced Method of Hardware Implementation for AES
    Zhang, Xiaotao
    Li, Hui
    Yang, Shouwen
    Han, Shuangshuang
    2013 IEEE 7TH INTERNATIONAL CONFERENCE ON SOFTWARE SECURITY AND RELIABILITY - COMPANION (SERE-C), 2013, : 16 - 20
  • [49] A compact piplined hardware implementation of the AES-128 cipher
    Nedjah, Nadia
    de Macedo Mourelle, Luiza
    Cardoso, Marco Paulo
    THIRD INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: NEW GENERATIONS, PROCEEDINGS, 2006, : 216 - +
  • [50] Real-time Sensor Fault Detection and Isolation in Power System with Hardware Implementation
    Yang, Huawei
    Touria, El-Mezyani
    Edrington, Chris
    2016 North American Power Symposium (NAPS), 2016,