A RELIABLE FAULT DETECTION SCHEME FOR THE AES HARDWARE IMPLEMENTATION

被引:0
|
作者
Bedoui, Mouna [1 ]
Mestiri, Hassen [1 ]
Bouallegue, Belgacem [1 ]
Machhout, Mohsen [1 ]
机构
[1] Univ Monastir, Fac Sci Monastir, Elect & Microelect Lab, Monastir, Tunisia
关键词
Hardware Implementation; Fault detection; AES; FPGA;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Following the decision to choose Rijndael as the successor of Data Encryption Standard (DES), Advanced Encryption Standard (AES) was increasingly used in numerous applications which require confidentiality and the secure exchange of the data. While security is a property increasingly sought for many applications (credit cards, telecommunications...), it becomes necessary to consider physical attacks as a source of faults. For example, fault attacks are used to change the behavior of a system and recover meaningful data remain secret. This technique is called Differential Fault Analysis (DFA). To protect the AES algorithm against attacks by fault injection, several fault detection schemes were proposed, which is based on information, hardware or temporal redundancy. In this paper, we implemented the AES algorithm in the encryption process. Also, we proposed a reliable fault detection scheme for the AES algorithm. Our simulations show that the fault coverage of the proposed scheme for single and multiple random errors achieves 99.998%. Moreover, the fault coverage, area overhead, throughput and frequency degradation of our modified AES architecture are also compared to those of the previously reported fault detection schemes.
引用
收藏
页码:47 / 52
页数:6
相关论文
共 50 条
  • [31] A Faster Hardware Implementation of the AES S-box
    Ashmawy, Doaa
    Reyhani-Masoleh, Arash
    2021 IEEE 28TH SYMPOSIUM ON COMPUTER ARITHMETIC (ARITH 2021), 2021, : 123 - 130
  • [32] Hardware implementation of compact AES S-box
    Zhang, Xiaoqiang
    Wu, Ning
    Yan, Gaizhen
    Dong, Liling
    IAENG International Journal of Computer Science, 2015, 42 (02) : 125 - 131
  • [33] Securing AES Implementation Against Fault Attacks
    Genelle, Laurie
    Giraud, Christophe
    Prouff, Emmanuel
    PROCEEDINGS OF THE 2009 WORKSHOP ON FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY (FDTC 2009), 2009, : 51 - 62
  • [34] Securing AES Implementation Against Fault Attacks
    Genelle, Laurie
    Giraud, Christophe
    Prouff, Emmanuel
    2009 WORKSHOP ON FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY (FDTC 2009), 2009, : 51 - 62
  • [35] Implementation and Comparative Analysis of the Fault Attacks on AES
    Raza, Saleem
    Saqib, Malik Najmus
    Shakeel, Azfar
    Khan, Majid Iqbal
    INTERNATIONAL ARAB JOURNAL OF INFORMATION TECHNOLOGY, 2013, 10 (06) : 625 - 634
  • [36] Concurrent fault detection in a hardware implementation of the RC5 encryption algorithm
    Bertoni, G
    Breveglieri, L
    Koren, I
    Maistri, P
    Piuri, V
    IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, PROCEEDINGS, 2003, : 423 - 432
  • [37] A Smart Design of Hardware Trojan and Differential Fault Analysis in AES
    Wang, Xiaohan
    Wang, Tao
    Li, Xiongwei
    Zhang, Yang
    Huang, Changyang
    2018 EIGHTH INTERNATIONAL CONFERENCE ON INSTRUMENTATION AND MEASUREMENT, COMPUTER, COMMUNICATION AND CONTROL (IMCCC 2018), 2018, : 1548 - 1551
  • [38] Implementation of DEIS for reliable fault monitoring and detection in PEMFC single cells and stacks
    Darowicki, K.
    Janicka, E.
    Mielniczek, M.
    Zielinski, A.
    Gawel, L.
    Mitzel, J.
    Hunger, J.
    ELECTROCHIMICA ACTA, 2018, 292 : 383 - 389
  • [39] An implementation of an enhanced DG primary control equipped with fault detection scheme
    Salem, Qusay
    Aljarrah, Rafat
    Alzaareer, Khaled
    Harasis, Salman
    Aldaoudeyeh, Al-Motasem
    INTERNATIONAL JOURNAL OF SUSTAINABLE ENERGY, 2023, 42 (01) : 318 - 330
  • [40] A Review: Hardware Implementation of AES Using Minimal Resources on FPGA
    Dhede, Onkar S.
    Shah, S. K.
    2015 INTERNATIONAL CONFERENCE ON PERVASIVE COMPUTING (ICPC), 2015,