共 50 条
- [1] Fault Attacks Resistant AES Hardware Implementation 2019 IEEE INTERNATIONAL CONFERENCE ON DESIGN & TEST OF INTEGRATED MICRO & NANO-SYSTEMS (DTS), 2019,
- [2] An FPGA Implementation of the AES with Fault Detection Countermeasure 2013 INTERNATIONAL CONFERENCE ON CONTROL, DECISION AND INFORMATION TECHNOLOGIES (CODIT), 2013, : 264 - 270
- [3] EFFICIENT METHOD FOR RANDOM FAULT ATTACK AGAINST AES HARDWARE IMPLEMENTATION 2016 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2016,
- [4] Differential fault analysis attack-tolerant hardware implementation of AES The Journal of Supercomputing, 2024, 80 : 4648 - 4681
- [5] Differential fault analysis attack-tolerant hardware implementation of AES JOURNAL OF SUPERCOMPUTING, 2024, 80 (04): : 4648 - 4681
- [6] An efficient hardware-based fault diagnosis scheme for AES: Performances and cost 19TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2004, : 130 - 138
- [7] AES embedded hardware implementation NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS, 2007, : 103 - +
- [8] High-performance concurrent error detection scheme for AES hardware CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2008, PROCEEDINGS, 2008, 5154 : 100 - +
- [9] Fault detection scheme for AES using optimization for mix column Int. J. Comput. Sci. Issues, 4 4-3 (354-360):
- [10] PRESENT Hardware Implementation for Concurrent Fault Detection Architecture 2020 28TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2020, : 1237 - 1241