user

Performance Analysis Of Efficient Carry Select Adder

被引：0
|
作者：
Sangeetha, M. [1 ]
Balaji, S. [1 ]
Praveen, John Paul A. [1 ]
Mohanraj, R. [1 ]
机构：
[1] BIHER, Dept Elect & Commun Engn, Chennai, Tamil Nadu, India
来源：
JOURNAL OF MECHANICS OF CONTINUA AND MATHEMATICAL SCIENCES | 2019年
关键词：
CSLA; Area; delay performance; low power design and arithmetic unit;
D O I：
10.26782/jmcms.spl.2019.08.00046
中图分类号：
O3 [力学];
学科分类号：
08 ; 0801 ;
摘要：
Carry Select Adder (CSA) has multiplexer and also Ripple Carry Adder (RCA). Logical operation in traditional CSLA and BEC depends on CSLA is used to analyze the dependence in data and logic operations which is redundant is identified. Operation speed is an constraint which is obtained when multipliers are designed. Electronic components require more battery backup. A proposed adder speeds 40% to 90%. The reported work decreases the area and delay by the use of 2:1 mux. And implement the result by using FPGA.
引用
收藏
页码：380 / 386
页数：7
相关论文
共 50 条
  • [1] AN EFFICIENT STRUCTURE OF CARRY SELECT ADDER
    Rajesh, A.
    Madhumalini, M.
    [J]. 2014 INTERNATIONAL CONFERENCE ON GREEN COMPUTING COMMUNICATION AND ELECTRICAL ENGINEERING (ICGCCEE), 2014,
  • [2] An Energy and Area Efficient Carry Select Adder with Dual Carry Adder Cell
    You, Heng
    Yuan, Jia
    Tang, Weidi
    Qiao, Shushan
    [J]. ELECTRONICS, 2019, 8 (10)
  • [3] Power and Area Efficient Carry Select Adder
    Anagha, U. P.
    Pramod, P.
    [J]. PROCEEDINGS OF THE 2015 IEEE RECENT ADVANCES IN INTELLIGENT COMPUTATIONAL SYSTEMS (RAICS), 2015, : 17 - 20
  • [4] Area and Power Efficient Carry-Select Adder
    Prasad, Govind
    Nayak, V. Shiva Prasad
    Sachin, S.
    Kumar, K. Lava
    Saikumar, Soma
    [J]. 2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 1897 - 1901
  • [5] Efficient Carry Select Adder Design for FPGA Implementation
    Kumar, Sajesh U.
    Salih, Mohamed K. K.
    [J]. INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY AND SYSTEM DESIGN 2011, 2012, 30 : 449 - 456
  • [6] Low Power and Area Efficient Carry Select Adder
    Kumar, V. Nithish
    Raj, Pani Prithvi
    Lakshminarayanan, G.
    Sellathurai, Mathini
    [J]. JOURNAL OF LOW POWER ELECTRONICS, 2014, 10 (04) : 593 - 601
  • [7] 16 Bit Power Efficient Carry Select Adder
    Gaur, Nidhi
    Mehra, Anu
    Kumar, Pradeep
    Kallakuri, Sankalp
    [J]. 2019 6TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN), 2019, : 558 - 561
  • [8] A Power-Delay Efficient Carry Select Adder
    Katreepalli, Raghava
    Meruguboina, Drona
    Haniotakis, Themistoklis
    [J]. 2017 2ND INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2017, : 1234 - 1238
  • [9] Performance Analysis of a Low Power and High Speed Carry Select Adder
    Kennedy, Ombeni Kanze
    Sridevi, G.
    [J]. 2017 INTERNATIONAL CONFERENCE ON CURRENT TRENDS IN COMPUTER, ELECTRICAL, ELECTRONICS AND COMMUNICATION (CTCEEC), 2017, : 553 - 557
  • [10] Low Power High Performance Carry Select Adder
    Natarajan, P. B.
    Ghosh, Samit Kumar
    Karthik, R.
    [J]. 2017 INTERNATIONAL CONFERENCE OF ELECTRONICS, COMMUNICATION AND AEROSPACE TECHNOLOGY (ICECA), VOL 2, 2017, : 601 - 603
12345