Platform Independent GUI for Reconfigurable Ultrasonic System-on-Chip Hardware

被引:0
|
作者
Boulet, Clementine [1 ]
Ricard, Eric Rovira [1 ]
Gilliland, Spenser [1 ]
Gonnot, Thomas [1 ]
Saniie, Jafar [1 ]
机构
[1] IIT, Dept Elect & Comp Engn, Chicago, IL 60616 USA
关键词
ultrasounds; graphical user interface (GUI); C plus; Qt; QWT; OpenGL;
D O I
暂无
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
Ultrasonic systems are widely used in industrial and medical imaging applications for diagnosis, nondestructive evaluation (NDE), defect recognition and classification. These applications are big data problems that must be processed in real-time using computationally intensive signal processing algorithms. The Reconfigurable Ultrasonic System-on-Chip Hardware (RUSH) platform, developed for this study, utilizes hardware/software co-design to allow flexibility in system development for these real-time ultrasonic signal processing applications. In this paper, a Graphical User Interface (GUI) is designed for the RUSH platform which allows users to visualize and capture ultrasonic signals in one, two and three dimensions. Furthermore, a TCP based platform-independent client-server protocol has been established for communication between the RUSH system and the user.
引用
收藏
页码:298 / 302
页数:5
相关论文
共 50 条
  • [41] Hardware DWT accelerator for MultiProcessor System-on-Chip on FPGA
    Borgio, Simone
    Bosisio, Davide
    Ferrandi, Fabrizio
    Monchiero, Matteo
    Santambrogio, Marco D.
    Sciuto, Donatella
    Tumeo, Antonino
    2006 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, 2006, : 107 - +
  • [42] Formal modelling of synchronous hardware components for System-on-Chip
    Westerlund, Tomi
    Plosila, Juha
    2005 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2005, : 116 - 119
  • [43] Parameterized hardware libraries for configurable system-on-chip technology
    Luk, Wayne
    Kean, Tom
    Derbyshire, Arran
    Gause, Jörn
    McKeever, Steve
    Mencer, Oskar
    Yeow, Allen
    Canadian Journal of Electrical and Computer Engineering, 2001, 26 (3-4) : 125 - 129
  • [44] Interface based hardware/software validation of a system-on-chip
    Panigrahi, D
    Taylor, CN
    Dey, S
    IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2000, : 53 - 58
  • [45] The egret platform for reconfigurable system on chip
    Bergmann, NW
    Williams, J
    2003 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2003, : 340 - 343
  • [46] System level modelling of reconfigurable FFT architecture for system-on-chip design
    Ahmadinia, Ali
    Ahmad, Balal
    Arslan, Tughrul
    NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS, 2007, : 169 - +
  • [47] Design of a System-on-Chip for controlling an Ultrasonic Beacon Array
    Perez Fermoselle, Francisco
    Ruiz Pereda, Francisco Daniel
    Hernandez, Alvaro
    Garcia, Enrique
    Poudereux, Pablo
    Urena, Jesus
    2014 IEEE EMERGING TECHNOLOGY AND FACTORY AUTOMATION (ETFA), 2014,
  • [48] A domain specific reconfigurable Viterbi fabric for system-on-chip applications
    Zhan, Cheng
    Arslan, Tughrul
    Khawam, Sami
    Lindsay, Iain
    ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 916 - 919
  • [49] A reconfigurable system-on-chip architecture for medical imaging: Preliminary results
    Zhang, Hui
    Gu, Zi
    Xia, Mingxin
    Tang, Zhiwei
    Hu, Guangshu
    2005 27TH ANNUAL INTERNATIONAL CONFERENCE OF THE IEEE ENGINEERING IN MEDICINE AND BIOLOGY SOCIETY, VOLS 1-7, 2005, : 1747 - 1749
  • [50] A reconfigurable computing processor core for multimedia system-on-chip applications
    Department of Electrical Engineering, National Chung Hsing University, No, 250, Kuo Kuang Road, Taichung, Taiwan
    Jpn J Appl Phys Part 1 Regul Pap Short Note Rev Pap, 4 B (3336-3342):