Platform Independent GUI for Reconfigurable Ultrasonic System-on-Chip Hardware

被引：0

作者：

Boulet, Clementine ^{[1
]}

Ricard, Eric Rovira ^{[1
]}

Gilliland, Spenser ^{[1
]}

Gonnot, Thomas ^{[1
]}

Saniie, Jafar ^{[1
]}

机构：

[1] IIT, Dept Elect & Comp Engn, Chicago, IL 60616 USA

来源：

2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRO/INFORMATION TECHNOLOGY (EIT) | 2014年

关键词：

ultrasounds; graphical user interface (GUI); C plus; Qt; QWT; OpenGL;

D O I：

暂无

中图分类号：

TP39 [计算机的应用];

学科分类号：

081203 ; 0835 ;

摘要：

Ultrasonic systems are widely used in industrial and medical imaging applications for diagnosis, nondestructive evaluation (NDE), defect recognition and classification. These applications are big data problems that must be processed in real-time using computationally intensive signal processing algorithms. The Reconfigurable Ultrasonic System-on-Chip Hardware (RUSH) platform, developed for this study, utilizes hardware/software co-design to allow flexibility in system development for these real-time ultrasonic signal processing applications. In this paper, a Graphical User Interface (GUI) is designed for the RUSH platform which allows users to visualize and capture ultrasonic signals in one, two and three dimensions. Furthermore, a TCP based platform-independent client-server protocol has been established for communication between the RUSH system and the user.

引用

页码：298 / 302

页数：5

共 50 条

[31] Signal processing using Reconfigurable System-on-Chip Platforms
Dandalis, A
Prasanna, VK
ERSA 2001: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, 2001, : 36 - 42
[32] VPN acceleration using reconfigurable System-on-Chip technology
Wee, C. M.
Sutton, P. R.
Bergmann, N. W.
Williams, J. A.
FCCM 2006: 14TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2006, : 281 - +
[33] Multidimensional Representation of Ultrasonic Data Processed by Reconfigurable Ultrasonic System-on-Chip Using OpenCL High-Level Synthesis
Gilliland, Spenser
Boulet, Clementine
Gonnot, Thomas
Saniie, Jafar
2014 IEEE INTERNATIONAL ULTRASONICS SYMPOSIUM (IUS), 2014, : 1936 - 1939
[34] System-on-chip test scheduling with reconfigurable core wrappers
Larsson, E
Fujiwara, H
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (03) : 305 - 309
[35] Non-Rectangular Reconfigurable Cores for System-on-Chip
Alves, Pedro
Ferreira, Joao Canas
VLSI CIRCUITS AND SYSTEMS IV, 2009, 7363
[36] RtrASSoc - An adaptable superscalar reconfigurable system-on-chip the simulator
Silva, JL
Costa, RM
Jorge, GHR
3RD IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2003, : 196 - 200
[37] Multi stream cipher architecture for reconfigurable system-on-chip
Wee, C. M.
Sutton, P. R.
Bergmann, N. W.
Williams, J. A.
2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 769 - 772
[38] Parameterized hardware libraries for configurable system-on-chip technology
Luk, W
Kean, T
Derbyshire, A
Gause, J
McKeever, S
Mencer, O
Yeow, A
CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, 2001, 26 (3-4): : 125 - 129
[39] A TLM platform for System-On-Chip simulation and verification
Xu, S
Pollitt-Smith, H
2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation & Test (VLSI-TSA-DAT), Proceedings of Technical Papers, 2005, : 220 - 221
[40] Hardware/Software Partitioning of Embedded System-on-Chip Applications
Tang, Jia Wei
Hau, Yuan Wen
Marsono, M. N.
2015 IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2015, : 331 - 336

← 1 2 3 4 5 →