Analysis of InAs-Si Heterojunction Double-Gate Tunnel FETs with Vertical Tunneling Paths

被引：0
|
作者：
Carrillo-Nunez, Hamilton [1 ]
Luisier, Mathieu [1 ]
Schenk, Andreas [1 ]
机构：
[1] ETH, Integrated Syst Lab, Gloriastr 35, CH-8092 Zurich, Switzerland
来源：
ESSDERC 2015 PROCEEDINGS OF THE 45TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE | 2015年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
InAs-Si double-gate TFETs exploiting the two-dimensional (2D) density-of-state (DOS) switch are studied. A full-band and atomistic quantum transport simulator based on the sp(3)d(5)s* tight-binding model is used to solve the quantum transport problem taking into account both lateral and vertical band-to-band tunneling paths. TFETs with only vertical tunneling components are also investigated. Our findings suggest that InAs-Si 2D-2D TFETs might offer a device solution with both steep sub-thermal sub-threshold swing (SS) and high ON-current. In the best case of an extremely thin InAs-Si 2D-2D TFET the minimal swing reaches SS = 12mV/dec and the ON-current 241 A/m.
引用
收藏
页码：302 / 305
页数：4
相关论文
共 50 条
  • [31] Impact of Quantum Confinement on Gate Threshold Voltage and Subthreshold Swings in Double-Gate Tunnel FETs
    Padilla, Jose L.
    Gamiz, Francisco
    Godoy, Andres
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (12) : 3205 - 3211
  • [32] Double-Gate Ge, In As-based Tunnel FETs with Enhanced ON-current
    Gopi, Chebrolu
    Chauhan, Sudakar Singh
    2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), VOL. 1, 2016, : 639 - 641
  • [33] Vertical GaSb/AlSb/InAs Heterojunction Tunnel-FETs: A Full Quantum Study
    Grillet, Corentin
    Cresti, Alessandro
    Pala, Marco G.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (07) : 3038 - 3044
  • [34] Device and circuit level performance analysis of novel InAs/Si heterojunction double gate tunnel field effect transistor
    Ahish, S.
    Sharma, Dheeraj
    Vasantha, M. H.
    Kumar, Y. B. N.
    SUPERLATTICES AND MICROSTRUCTURES, 2016, 94 : 119 - 130
  • [35] Vertical type double gate tunnelling FETs with thin tunnel barrier
    Kim, Jang Hyun
    Kim, Sang Wan
    Kim, Hyun Woo
    Park, Byung-Gook
    ELECTRONICS LETTERS, 2015, 51 (09) : 718 - 719
  • [36] Vertical Tunneling Based Dual-material Double-gate TFET
    Singh, Km Sucheta
    Kumar, Satyendra
    Nigam, Kaushal
    2021 IEEE INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION, AND INTELLIGENT SYSTEMS (ICCCIS), 2021, : 900 - 904
  • [37] Realizing Logic Functions Using Single Double-Gate Tunnel FETs: A Simulation Study
    Banerjee, Saptak
    Garg, Shelly
    Saurabh, Sneh
    IEEE ELECTRON DEVICE LETTERS, 2018, 39 (05) : 773 - 776
  • [38] InGaAs/InAs Heterojunction Vertical Nanowire Tunnel FETs Fabricated by a Top-down Approach
    Zhao, Xin
    Vardi, Alon
    del Alamo, Jesus A.
    2014 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2014,
  • [39] Study on the novel double-gate tunneling field-effect transistor with InAs source
    Dai, Yuehua
    Li, Ning
    Chen, Zhen
    Jin, Bo
    PROCEEDINGS OF THE 2015 4TH INTERNATIONAL CONFERENCE ON COMPUTER, MECHATRONICS, CONTROL AND ELECTRONIC ENGINEERING (ICCMCEE 2015), 2015, 37 : 1493 - 1500
  • [40] Investigation of ft and fmax in Si and Si1-xGex based single and dual material double-gate Tunnel FETs for RF applications
    Pown, M.
    Lakshmi, B.
    ADVANCES IN NATURAL SCIENCES-NANOSCIENCE AND NANOTECHNOLOGY, 2016, 7 (02)
12345