Analysis of InAs-Si Heterojunction Double-Gate Tunnel FETs with Vertical Tunneling Paths

被引：0
|
作者：
Carrillo-Nunez, Hamilton [1 ]
Luisier, Mathieu [1 ]
Schenk, Andreas [1 ]
机构：
[1] ETH, Integrated Syst Lab, Gloriastr 35, CH-8092 Zurich, Switzerland
来源：
ESSDERC 2015 PROCEEDINGS OF THE 45TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE | 2015年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
InAs-Si double-gate TFETs exploiting the two-dimensional (2D) density-of-state (DOS) switch are studied. A full-band and atomistic quantum transport simulator based on the sp(3)d(5)s* tight-binding model is used to solve the quantum transport problem taking into account both lateral and vertical band-to-band tunneling paths. TFETs with only vertical tunneling components are also investigated. Our findings suggest that InAs-Si 2D-2D TFETs might offer a device solution with both steep sub-thermal sub-threshold swing (SS) and high ON-current. In the best case of an extremely thin InAs-Si 2D-2D TFET the minimal swing reaches SS = 12mV/dec and the ON-current 241 A/m.
引用
收藏
页码：302 / 305
页数：4
相关论文
共 50 条
  • [41] Design optimization of vertical double-gate tunneling field-effect transistors
    Young Jun Yoon
    Sung Yun Woo
    Jae Hwa Seo
    Jae Sung Lee
    Yun Soo Park
    Jung-Hee Lee
    In Man Kang
    Journal of the Korean Physical Society, 2012, 61 : 1679 - 1682
  • [42] Design optimization of vertical double-gate tunneling field-effect transistors
    Yoon, Young Jun
    Woo, Sung Yun
    Seo, Jae Hwa
    Lee, Jae Sung
    Park, Yun Soo
    Lee, Jung-Hee
    Kang, In Man
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2012, 61 (10) : 1679 - 1682
  • [43] NEGF analysis of double gate SiGe and GaAs tunnel FETs
    Mishra, Rahul
    Ghosh, Bahniman
    16TH INTERNATIONAL WORKSHOP ON PHYSICS OF SEMICONDUCTOR DEVICES, 2012, 8549
  • [44] Impact of Trap-assisted Tunneling and Channel Quantization on InAs/Si Hetero Tunnel FETs
    Sant, S.
    Schenk, A.
    Moselund, K.
    Riel, H.
    2016 74TH ANNUAL DEVICE RESEARCH CONFERENCE (DRC), 2016,
  • [45] Switching performance assessment of gate-all-around InAs-Si vertical TFET with triple metal gate, a simulation study
    Madadi, Dariush
    Mohammadi, Saeed
    DISCOVER NANO, 2023, 18 (01)
  • [46] An Analytical Model for Transfer Characteristics and Sub-threshold Swings in Double-Gate Tunnel FETs
    Gholizadeh, Mahdi
    Hosseini, Seyed Ebrahim
    2014 22ND IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2014, : 48 - 52
  • [47] Double-Gate TFET With Vertical Channel Sandwiched by Lightly Doped Si
    Kim, Jang Hyun
    Kim, Sangwan
    Park, Byung-Gook
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (04) : 1656 - 1661
  • [48] Compact Potential Model for Si1-xGex/Si Heterojunction Double-Gate Tunnel Field-Effect Transistors (TFETs)
    Kim, Sangwan
    Choi, Woo Young
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2018, 18 (09) : 5953 - 5958
  • [49] Design of High Performance Si/SiGe Heterojunction Tunneling FETs with a T-Shaped Gate
    Wei Li
    Hongxia Liu
    Shulong Wang
    Shupeng Chen
    Zhaonian Yang
    Nanoscale Research Letters, 2017, 12
  • [50] Design of High Performance Si/SiGe Heterojunction Tunneling FETs with a T-Shaped Gate
    Li, Wei
    Liu, Hongxia
    Wang, Shulong
    Chen, Shupeng
    Yang, Zhaonian
    NANOSCALE RESEARCH LETTERS, 2017, 12
12345