Analysis of interconnection reliability of dielectric layer for wafer level chip scale package

被引：0

作者：

Wang, Chiyu ^{[1
]}

Hsieh, Adren ^{[1
]}

Wang, Yaochen ^{[1
]}

Pai, Archer ^{[1
]}

Pan, Cheng-Tang ^{[2
]}

Wang, Shao-Yu ^{[2
]}

Chiu, Chen-Chih ^{[2
]}

Wang, Bo-Sheng ^{[2
]}

Yang, Tsung-Lin ^{[2
]}

机构：

[1] Adv Semicond Engn, Kaohsiung, Taiwan

[2] Natl Sun Yat Sen Univ, Dept Mech & Electromech Engn, Kaohsiung 80424, Taiwan

来源：

2015 10TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT) | 2015年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This study investigates of the mechanical properties of wafer level chip scale package (WLCSP) without under bump metallurgy (UBM) layer which is defined as 3-mask WLCSP package. The mechanical properties of dielectric layer, such as Young's modulus and hardness, were measured by nanoindentation systems. Simple models were developed to simulate the thermal stress and predict the failure area. In this study, the dielectric layer crack phenomena were examined. The nonlinear mechanical properties of dielectric layer measured by nanoindentation were used as the simulation parameters, based on which the thermal stress by simulation was obtained.

引用

页码：344 / 347

页数：4

共 50 条

[41] Board Level Reliability of Wafer Level Chip Scale Packages With Copper Post Technology
Jacobe, April B.
Lomibao, Pinky B.
Jackson, John
IEMT 2006: 31ST INTERNATIONAL CONFERENCE ON ELECTRONICS MANUFACTURING AND TECHNOLOGY, 2006, : 155 - 161
[42] Compliant wafer level package for enhanced reliability
Gao, Guilian
Habal, Bel
Oganesian, Vage
Honer, Ken
HDP'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON HIGH DENSITY PACKAGING AND MICROSYSTEM INTEGRATION, 2007, : 64 - +
[43] Microwave frequency interconnection line model of a wafer level package
Lee, J
Ryu, W
Kim, J
Lee, J
Kim, N
Pak, J
Kim, JM
Kim, J
IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2002, 25 (03): : 356 - 364
[44] Design for Reliability for Wafer Level System in Package
Stoyanov, Stoyan
Strusevich, Nadia
Rizvi, Jahir
Georgel, Vincent
Yannou, Jean-Marc
Bailey, Chris
ESTC 2008: 2ND ELECTRONICS SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2008, : 293 - +
[45] Uncertainty and Reliability Analysis of Chip Scale Package Subjected to Board-level Drop Test
Sano, Masafumi
Chou, Chan-Yen
Hung, Tuan-Yu
Yang, Shin-Yueh
Chiang, Kuo-Ning
EUROSIME 2009: THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICRO-ELECTRONICS AND MICRO-SYSTEMS, 2009, : 183 - 188
[46] Virtual prototyping of a Wafer Level Chip Scale Package: Underfill role in die cracking
Barnat, Samed
Bellenger, Stephane
Fremont, Helene
Gracia, Alexandrine
Talbot, Pascal
EUROSIME 2009: THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICRO-ELECTRONICS AND MICRO-SYSTEMS, 2009, : 336 - +
[47] Solder joint fatigue model for the micro SMD wafer level chip scale package
Lee, W
Nguyen, L
Selvaduray, G
1999 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 1999, 3906 : 699 - 704
[48] Fabrication and Characterization of a Novel Wafer-level Chip Scale Package for MEMS Devices
Cao, Yuhan
Luo, Le
2009 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2009), 2009, : 5 - 8
[49] Wafer-Level Assembly of Physics Package for Chip-Scale Atomic Clocks
Guo, Ping
Meng, Hongling
Dan, Lin
Zhao, Jianye
IEEE SENSORS JOURNAL, 2022, 22 (07) : 6387 - 6398
[50] Mechanical shock robustness of different wafer level chip scale package (WLCSP) types
Nummila, Pasi
Johansson, Mikael
Puro, Sanna
2007 9TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2007, : 289 - 294

← 1 2 3 4 5 →