Analysis of interconnection reliability of dielectric layer for wafer level chip scale package

被引：0

作者：

Wang, Chiyu ^{[1
]}

Hsieh, Adren ^{[1
]}

Wang, Yaochen ^{[1
]}

Pai, Archer ^{[1
]}

Pan, Cheng-Tang ^{[2
]}

Wang, Shao-Yu ^{[2
]}

Chiu, Chen-Chih ^{[2
]}

Wang, Bo-Sheng ^{[2
]}

Yang, Tsung-Lin ^{[2
]}

机构：

[1] Adv Semicond Engn, Kaohsiung, Taiwan

[2] Natl Sun Yat Sen Univ, Dept Mech & Electromech Engn, Kaohsiung 80424, Taiwan

来源：

2015 10TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT) | 2015年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This study investigates of the mechanical properties of wafer level chip scale package (WLCSP) without under bump metallurgy (UBM) layer which is defined as 3-mask WLCSP package. The mechanical properties of dielectric layer, such as Young's modulus and hardness, were measured by nanoindentation systems. Simple models were developed to simulate the thermal stress and predict the failure area. In this study, the dielectric layer crack phenomena were examined. The nonlinear mechanical properties of dielectric layer measured by nanoindentation were used as the simulation parameters, based on which the thermal stress by simulation was obtained.

引用

页码：344 / 347

页数：4

共 50 条

[21] Innovative Solution for Analyzing Wafer-Level Chip Scale Package
Jimenez, Benedict
Lupena, Francis Nikolai
2017 IEEE 24TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2017,
[22] Failure Mechanisms of Boards in a Thin Wafer Level Chip Scale Package
Rajmane, Pavan
Khan, Hassaan Ahmad
Doiphode, Aniruddha
Rahangdale, Unique
Agonafer, Dereje
Lohia, Alok
Kummerl, Steven
Nguyen, Luu
PROCEEDINGS OF THE 2017 SIXTEENTH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS ITHERM 2017, 2017, : 1099 - 1105
[23] Wafer level chip scale packaging - Solder joint reliability
Nguyen, L
Kelkar, N
Kao, T
Prabhu, A
Takiar, H
1998 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 1998, 3582 : 868 - 875
[24] Wafer level chip scale packaging - solder joint reliability
Nguyen, L.
Kelkar, N.
Kao, T.
Prabhu, A.
Takiar, H.
International Journal of Microcircuits and Electronic Packaging, 21 (04): : 367 - 373
[25] Drop test reliability of wafer level chip scale packages
Alajoki, M
Nguyen, L
Kivilahti, J
55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 637 - 644
[26] Solder Joint Reliability Modeling by Sequential Artificial Neural Network for Glass Wafer Level Chip Scale Package
Yuan, Cadmus C. A.
Lee, Chang-Chi
IEEE ACCESS, 2020, 8 : 143494 - 143501
[27] Effect of UBM and BCB Layers on the Thermo-Mechanical Reliability of Wafer Level Chip Scale Package (WLCSP)
Chan, Y. S.
Lee, S. W. Ricky
Song, F.
Lo, C. C. Jeffery
Jiang, T.
IMPACT: 2009 4TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, 2009, : 361 - 364
[28] Development of resin stress buffer layer type wafer level chip size package with high reliability for board level test
Hashimoto, Nobuaki
Tanaka, Shuichi
Ogaya, Shunpei
Ito, Haruki
Journal of Japan Institute of Electronics Packaging, 2008, 11 (01) : 84 - 92
[29] Reliability of a Chip Scale package
Greathouse, S
Mahidhara, R
Solberg, V
DESIGN & RELIABILITY OF SOLDERS AND SOLDER INTERCONNECTIONS, 1997, : 415 - 418
[30] Nonlinear fracture mechanics analysis of wafer level chip scale package solder joints with cracks
Lau, JH
Pan, SH
Chang, C
2000 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 2000, 4339 : 857 - 865

← 1 2 3 4 5 →