Advanced dry etching for oxide deep-trench

被引:0
|
作者
Gobil, Y [1 ]
Noel, P [1 ]
Moreau, M [1 ]
van der Reuden, M [1 ]
机构
[1] LETI DTS, CEA DRT, F-38054 Grenoble, France
关键词
dry etching; silicon dioxide; trench; selectivity; profile; aspect ratio; etch stop; microsystems;
D O I
10.1117/12.478280
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This paper is focused on the development of silicon dioxide dry etching for Microsystems application. New requirements for oxide etching have been identified; keys issues are the higher oxide thickness (several microns) and the different design rules (large open areas, isolated patterns). To achieve these requirements, advanced oxide etching processes have been developed in conventional reactor using either photoresist or hard mask. The effects of several process parameters on etch rate, selectivity, oxide pattern profile have,been investigated. When using a photoresist mask, the major process limitation is caused by the oxide to photoresist selectivity. Straight profiles may only be obtained if the polymerisation on the side-walls is well-controlled. So, a compromise has to be made between etch rate, oxide to mask selectivity and pattern profiles. The use of hard mask leads to achieve excellent profile control with very high aspect ratio. But, gas chemistry and process parameters such as pressure, total gas flow and chemistry have to be precisely adjusted in order to avoid the aspect ratio dependant etching in narrow patterns. Vertical profiles in high aspect ratio features can be achieved but lateral oxide erosion have to be drastically controlled.
引用
收藏
页码:51 / 61
页数:11
相关论文
共 50 条
  • [21] A new analytical model for the thermal resistance of deep-trench bipolar transistors
    Vanhoucke, T.
    Hurkx, G. A. A.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (06) : 1379 - 1388
  • [22] Total ionizing dose effects on CMOS image sensors with deep-trench isolation
    Ahmed, Nayera
    Lu, Guo-Neng
    Roy, Francois
    MATERIALS AND APPLICATIONS FOR SENSORS AND TRANSDUCERS III, 2014, 605 : 453 - 456
  • [23] A 3-DIMENSIONAL THRESHOLD VOLTAGE EXPRESSION FOR MOSFETS WITH DEEP-TRENCH ISOLATION
    WANG, CT
    SOLID-STATE ELECTRONICS, 1987, 30 (09) : 984 - 987
  • [24] Advanced tn-line process control on sidewall striation of deep trench etching
    Chiou, HW
    Tso, S
    Wang, T
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 567 - 570
  • [25] Analysis and Modeling of Minority Carrier Injection in Deep-Trench Based BCD Technologies
    Kollmitzer, Michael
    Olbrich, Markus
    Barke, Erich
    2013 9TH CONFERENCE ON PH. D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME 2013), 2013, : 245 - 248
  • [26] Advanced silicon trench etching in MEMS applications
    Kuhl, K
    Vogel, S
    Schaber, U
    Schafflik, R
    Hillerich, B
    MICROMACHINING AND MICROFABRICATION PROCESS TECHNOLOGY IV, 1998, 3511 : 97 - 105
  • [27] A micromachined CMOS distributed amplifier by CMOS compatible ICP deep-trench technology
    Wang, T
    Chen, CH
    Lin, YS
    Lu, SS
    IEEE ELECTRON DEVICE LETTERS, 2006, 27 (04) : 291 - 293
  • [28] Characterization and application of deep Si trench etching
    Fleming, JG
    Barron, CC
    MICROMACHINING AND MICROFABRICATION PROCESS TECHNOLOGY II, 1996, 2879 : 73 - 79
  • [29] Vertical RESURF diodes manufactured by deep-trench etch and vapor-phase doping
    Rochefort, C
    van Dalen, R
    IEEE ELECTRON DEVICE LETTERS, 2004, 25 (02) : 73 - 75
  • [30] ICP dry etching for deep sub-micrometer vertical trench in Si and SiO2
    Wei, K
    Liu, XC
    Guo, XX
    Wang, RM
    Cao, ZY
    SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 456 - 459