Advanced dry etching for oxide deep-trench

被引:0
|
作者
Gobil, Y [1 ]
Noel, P [1 ]
Moreau, M [1 ]
van der Reuden, M [1 ]
机构
[1] LETI DTS, CEA DRT, F-38054 Grenoble, France
关键词
dry etching; silicon dioxide; trench; selectivity; profile; aspect ratio; etch stop; microsystems;
D O I
10.1117/12.478280
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This paper is focused on the development of silicon dioxide dry etching for Microsystems application. New requirements for oxide etching have been identified; keys issues are the higher oxide thickness (several microns) and the different design rules (large open areas, isolated patterns). To achieve these requirements, advanced oxide etching processes have been developed in conventional reactor using either photoresist or hard mask. The effects of several process parameters on etch rate, selectivity, oxide pattern profile have,been investigated. When using a photoresist mask, the major process limitation is caused by the oxide to photoresist selectivity. Straight profiles may only be obtained if the polymerisation on the side-walls is well-controlled. So, a compromise has to be made between etch rate, oxide to mask selectivity and pattern profiles. The use of hard mask leads to achieve excellent profile control with very high aspect ratio. But, gas chemistry and process parameters such as pressure, total gas flow and chemistry have to be precisely adjusted in order to avoid the aspect ratio dependant etching in narrow patterns. Vertical profiles in high aspect ratio features can be achieved but lateral oxide erosion have to be drastically controlled.
引用
收藏
页码:51 / 61
页数:11
相关论文
共 50 条
  • [31] Simulation Study of a Deep-Trench LDMOS with Bilateral Super-Junction Drift Regions
    Cheng, J. J.
    Li, P.
    Chen, W. Z.
    Yi, B.
    Chen, X. B.
    2018 41ST INTERNATIONAL CONVENTION ON INFORMATION AND COMMUNICATION TECHNOLOGY, ELECTRONICS AND MICROELECTRONICS (MIPRO), 2018, : 54 - 59
  • [32] Optimizing the poly1 doping process to reduce deep-trench resistance and leakage
    Kim, Min-Soo
    Cooper, William
    Simonson, Brian
    Ricks, David
    McDaniel, Eric
    Miller, Roderick
    Chapman, Richard
    Taylor, Thomas
    Fuller, Robert
    MICRO, 2006, 24 (03): : 27 - 33
  • [33] Evaluation of surface generation velocity of sidewall oxide interfaces formed by dry etching for shallow trench isolation
    Riley, LS
    Hall, S
    Schitz, J
    SOLID-STATE ELECTRONICS, 2000, 44 (11) : 2093 - 2095
  • [34] A High-Speed Deep-Trench MOSFET With a Self-Biased Split Gate
    Jiang, Qimeng
    Wang, Minzhi
    Chen, Xingbi
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (08) : 1972 - 1977
  • [35] An extending broadband near-infrared absorption of Si-based deep-trench microstructures
    Yang, Haigui
    Liu, Xiaoyi
    Gao, Jinsong
    Wang, Xiaoyi
    Liu, Hai
    Zhang, Zhuo
    OPTICS COMMUNICATIONS, 2017, 392 : 59 - 63
  • [36] Selective, deep Si trench etching with dimensional control
    Shul, RJ
    Willison, CG
    Zhang, L
    MICROMACHINING AND MICROFABRICATION PROCESS TECHNOLOGY IV, 1998, 3511 : 252 - 261
  • [37] Deep trench etching in silicon with fluorine containing plasmas
    Mansano, RD
    Verdonck, P
    Maciel, HS
    APPLIED SURFACE SCIENCE, 1996, 100 : 583 - 586
  • [38] DEEP SILICON TRENCH FORMATION BY REACTIVE ION ETCHING
    CHANG, HR
    KRETCHMER, JW
    FANELLI, GM
    CHOW, TP
    BLACK, RD
    KORMAN, CS
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1987, 134 (8B) : C450 - C450
  • [39] Deep electrochemical trench etching with organic hydrofluoric electrolytes
    Christophersen, M
    Merz, P
    Quenzer, J
    Carstensen, J
    Föll, H
    SENSORS AND ACTUATORS A-PHYSICAL, 2001, 88 (03) : 241 - 246
  • [40] SELECTIVITY AND SI-LOAD IN DEEP TRENCH ETCHING
    MULLER, KP
    ROITHNER, K
    TIMME, HJ
    MICROELECTRONIC ENGINEERING, 1995, 27 (1-4) : 457 - 462