Advanced dry etching for oxide deep-trench

被引:0
|
作者
Gobil, Y [1 ]
Noel, P [1 ]
Moreau, M [1 ]
van der Reuden, M [1 ]
机构
[1] LETI DTS, CEA DRT, F-38054 Grenoble, France
关键词
dry etching; silicon dioxide; trench; selectivity; profile; aspect ratio; etch stop; microsystems;
D O I
10.1117/12.478280
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This paper is focused on the development of silicon dioxide dry etching for Microsystems application. New requirements for oxide etching have been identified; keys issues are the higher oxide thickness (several microns) and the different design rules (large open areas, isolated patterns). To achieve these requirements, advanced oxide etching processes have been developed in conventional reactor using either photoresist or hard mask. The effects of several process parameters on etch rate, selectivity, oxide pattern profile have,been investigated. When using a photoresist mask, the major process limitation is caused by the oxide to photoresist selectivity. Straight profiles may only be obtained if the polymerisation on the side-walls is well-controlled. So, a compromise has to be made between etch rate, oxide to mask selectivity and pattern profiles. The use of hard mask leads to achieve excellent profile control with very high aspect ratio. But, gas chemistry and process parameters such as pressure, total gas flow and chemistry have to be precisely adjusted in order to avoid the aspect ratio dependant etching in narrow patterns. Vertical profiles in high aspect ratio features can be achieved but lateral oxide erosion have to be drastically controlled.
引用
收藏
页码:51 / 61
页数:11
相关论文
共 50 条
  • [1] Deep-trench etching for chip-to-chip three-dimensional integration technology
    Kikuchi, Hirokazu
    Yamada, Yusuke
    Kuima, Hitoshi
    Fukushima, Takafumi
    Koyanagi, Mitsumasa
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2006, 45 (4B): : 3024 - 3029
  • [2] Deep-trench etching for chip-to-chip three-dimensional integration technology
    Kikuchi, Hirokazu
    Yamada, Yusuke
    Kijima, Hitoshi
    Fukushima, Takafumi
    Koyanagi, Mitsumasa
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2006, 45 (4 B): : 3024 - 3029
  • [3] Deep-trench bacteria eat hydrocarbons
    Howes, Laura
    CHEMICAL & ENGINEERING NEWS, 2019, 97 (18) : 5 - 5
  • [4] SILICON DEEP-TRENCH ETCHING USING FREON 12 PLUS INERT GAS PLASMAS.
    Bennett, R.S.
    Hollis, J.C.
    Keller, J.H.
    Schepis, D.J.
    1600, (27):
  • [5] Technological issues for micromachining of new passive THz-components based on deep-trench silicon etching
    Biber, S
    Schür, J
    Schmidt, LP
    CONFERENCE DIGEST OF THE 2004 JOINT 29TH INTERNATIONAL CONFERENCE ON INFRARED AND MILLIMETER WAVES AND 12TH INTERNATIONAL CONFERENCE ON TERAHERTZ ELECTRONICS, 2004, : 145 - 146
  • [6] PLANARIZED DEEP-TRENCH PROCESS FOR BIPOLAR DEVICE ISOLATIONS
    YU, YCS
    HACHERL, C
    PATTON, E
    LANE, E
    DOTTARAR, S
    YAMAGUCHI, T
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1988, 135 (08) : C358 - C358
  • [7] Simulation Study of a Super-Junction Deep-Trench LDMOS With a Trapezoidal Trench
    Cheng, Junji
    Li, Ping
    Chen, Weizhen
    Yi, Bo
    Chen, Xing Bi
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2018, 6 (01): : 1091 - 1096
  • [8] Integrated Microring Tuning in Deep-Trench Bulk CMOS
    Sun, Chen
    Timurdogan, Erman
    Watts, Michael R.
    Stojanovic, Vladimir
    2013 IEEE OPTICAL INTERCONNECTS CONFERENCE, 2013, : 54 - 55
  • [9] Deep trench top Collar oxide etching for DRAM manufacturing
    Zheng, Guowen
    Skinner, Gary
    2006 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP, 2006, : 174 - +
  • [10] Measuring deep-trench structures with model-based IR
    Gostein, M
    Rosenthal, PA
    Maznev, A
    Kasic, A
    Weidner, P
    Guittet, PY
    SOLID STATE TECHNOLOGY, 2006, 49 (03) : 38 - +