Chip-First Fan-Out Panel-Level Packaging for Heterogeneous Integration

被引：32

作者：

Ko, Cheng-Ta ^{[1
]}

Yang, Henry ^{[1
]}

Lau, John H. ^{[2
]}

Li, Ming ^{[3
]}

Li, Margie ^{[2
]}

Lin, Curry ^{[1
]}

Lin, J. W. ^{[1
]}

Chen, Tony ^{[4
]}

Xu, Iris ^{[4
]}

Chang, Chieh-Lin ^{[5
]}

Pan, Jhih-Yuan ^{[5
]}

Wu, Hsing-Hui ^{[5
]}

Yong, Qing Xiang ^{[7
]}

Fan, Nelson ^{[2
]}

Kuah, Eric ^{[2
]}

Li, Zhang ^{[4
]}

Tan, Kim Hwee ^{[4
]}

Cheung, Yiu-Ming ^{[2
]}

Ng, Eric ^{[2
]}

Kai, Wu ^{[2
]}

Hao, Ji ^{[2
]}

Beica, Rozalia ^{[5
]}

Lin, Marc ^{[6
]}

Chen, Yu-Hua ^{[1
]}

Cheng, Zhong ^{[7
]}

Wee, Koh Sau ^{[7
]}

Ran, Jiang ^{[7
]}

Xi, Cao ^{[7
]}

Lim, Sze Pei ^{[8
]}

Lee, N. C. ^{[8
]}

Tao, Mian ^{[9
]}

Lo, Jeffery ^{[9
]}

Lee, Ricky S. W. ^{[9
]}

机构：

[1] Unimicron Technol Corp, Hsinchu 304, Taiwan

[2] ASM Pacific Technol Ltd, Hong Kong, Hong Kong, Peoples R China

[3] ASM Pacific Technol Ltd, Enabling Technol, Hong Kong, Hong Kong, Peoples R China

[4] Jiangyin Changdian Adv Packaging Corp Ltd, Jiangyin 214431, Peoples R China

[5] Dow Chem Co USA, Marlborough, MA 01752 USA

[6] Dow Chem Co USA, PCB Business, Marlborough, MA 01752 USA

[7] Huawei Technol Corp Ltd, Shenzhen 51800, Peoples R China

[8] Indium Corp, Utica, NY 13502 USA

[9] Hong Kong Univ Sci & Technol, Dept Mech Engn, Hong Kong, Hong Kong, Peoples R China

来源：

IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY | 2018年 / 8卷 / 09期

关键词：

Fan-out panel-level packaging (FOPLP); heterogeneous integration; redistribution layer; WARPAGE;

D O I：

10.1109/TCPMT.2018.2848665

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

The design, materials, process, fabrication, and reliability of a heterogeneous integration of four chips by a fanout panel-level packaging (FOPLP) method are investigated in this paper. Emphasis is placed on the application of a special assembly process called uni-substrate-integrated package for fabricating the redistribution layers (RDLs) of the FOPLP. The Ajinomoto build-up film is used as the dielectric of the RDLs and is built up by the semiadditive process. The electroless Cu is used to make the seed layer, the laser direct imaging is used for opening the photoresist, and the printed circuit board Cu plating is used for making the conductor wiring of the RDLs. Reliability assessments such as the drop test and thermal cycling test are also performed.

引用

页码：1561 / 1572

页数：12

共 50 条

[31] Chip-Last Fan-Out Pan-Level(RDL-First) Packaging (FOPLP) for Heterogeneous Integration
1600, IMAPS-International Microelectronics and Packaging Society (48):
[32] A Closer Look to Fan-out Panel Level Packaging
Braun, Tanja
Hoelck, Ole
Voitel, Marcus
Obst, Mattis
Voges, Steve
Becker, Karl-Friedrich
Aschenbrenner, Rolf
Schneider-Ramelow, Martin
2023 7TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM, 2023,
[33] Potential and Challenges of Fan-out Panel Level Packaging
Braun, Tanja
Becker, Karl-Friedrich
Kahle, Ruben
Raatz, Stefan
Toepper, Michael
Aschenbrenner, Rolf
Voges, Steve
Woehrmann, Markus
Lang, Klaus-Dieter
2016 IEEE CPMT SYMPOSIUM JAPAN (ICSJ), 2016, : 132 - 136
[34] Trends in Fan-out Wafer and Panel Level Packaging
Braun, Tanja
Becker, Karl-Friedrich
Woehrmann, Markus
Toepper, Michael
Boettcher, Lars
Aschenbrenner, Rolf
Lang, Klaus-Dieter
2017 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP), 2017, : 325 - 327
[35] Fine RDL patterning technology for heterogeneous packages in fan-out panel level packaging
Kim, Youngmin
Jeon, Yoon Young
Lee, Sangyun
Lee, Hyun-Dong
Lee, Changbo
Kim, Minju
Oh, Joon Seok
IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, : 717 - 722
[36] Warpage Estimation and Demonstration of Panel-Level Fan-Out Packaging With Cu Pillars Applied on a Highly Integrated Architecture
Lee, Chang-Chun
Chang, Che-Pei
Chen, Chin-Yi
Lee, Hung-Chih
Chen, Gary Chang-Fu
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2023, 13 (04): : 560 - 569
[37] Fan-out Wafer and Panel Level Packaging - A Platform for 3D Integration
Braun, Tania
Becker, Karl-Friedrich
Topper, Michael
Aschenbrenner, Rolf
Schneider-Ramelow, Martin
2021 5TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE (EDTM), 2021,
[38] RDL-1st Fan-Out Panel Level Packaging (FOPLP) for Heterogeneous and Economical Packaging
Sekhar, Vasarla Nagendra
Rao, Vempati Srinivasa
Che, F. X.
Choong, Chong Ser
Yamamoto, Kazunori
2019 IEEE 69TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2019, : 2126 - 2133
[39] Experimental Verification and Optimization Analysis of Warpage for Panel-Level Fan-Out Package
Hou, Fengze
Lin, Tingyu
Cao, Liqiang
Liu, Fengman
Li, Jun
Fan, Xuejun
Zhang, G. Q.
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2017, 7 (10): : 1721 - 1728
[40] Design, Materials, Process, Fabrication, and Reliability of Mini-LED RGB Display by Fan-Out Panel-Level Packaging
Lau, John H.
Ko, Cheng-Ta
Lin, Curry
Tseng, Tzvy-Jang
Yang, Kai-Ming
Xia, Tim
Lin, Puru Bruce
Peng, Chia-Yu
Lin, Eagle
Chang, Leo
Liu, Ning
Chiu, Show May
Lee, Tzu Nien
IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, : 217 - 224

← 1 2 3 4 5 →