Chip-First Fan-Out Panel-Level Packaging for Heterogeneous Integration

被引：32

作者：

Ko, Cheng-Ta ^{[1
]}

Yang, Henry ^{[1
]}

Lau, John H. ^{[2
]}

Li, Ming ^{[3
]}

Li, Margie ^{[2
]}

Lin, Curry ^{[1
]}

Lin, J. W. ^{[1
]}

Chen, Tony ^{[4
]}

Xu, Iris ^{[4
]}

Chang, Chieh-Lin ^{[5
]}

Pan, Jhih-Yuan ^{[5
]}

Wu, Hsing-Hui ^{[5
]}

Yong, Qing Xiang ^{[7
]}

Fan, Nelson ^{[2
]}

Kuah, Eric ^{[2
]}

Li, Zhang ^{[4
]}

Tan, Kim Hwee ^{[4
]}

Cheung, Yiu-Ming ^{[2
]}

Ng, Eric ^{[2
]}

Kai, Wu ^{[2
]}

Hao, Ji ^{[2
]}

Beica, Rozalia ^{[5
]}

Lin, Marc ^{[6
]}

Chen, Yu-Hua ^{[1
]}

Cheng, Zhong ^{[7
]}

Wee, Koh Sau ^{[7
]}

Ran, Jiang ^{[7
]}

Xi, Cao ^{[7
]}

Lim, Sze Pei ^{[8
]}

Lee, N. C. ^{[8
]}

Tao, Mian ^{[9
]}

Lo, Jeffery ^{[9
]}

Lee, Ricky S. W. ^{[9
]}

机构：

[1] Unimicron Technol Corp, Hsinchu 304, Taiwan

[2] ASM Pacific Technol Ltd, Hong Kong, Hong Kong, Peoples R China

[3] ASM Pacific Technol Ltd, Enabling Technol, Hong Kong, Hong Kong, Peoples R China

[4] Jiangyin Changdian Adv Packaging Corp Ltd, Jiangyin 214431, Peoples R China

[5] Dow Chem Co USA, Marlborough, MA 01752 USA

[6] Dow Chem Co USA, PCB Business, Marlborough, MA 01752 USA

[7] Huawei Technol Corp Ltd, Shenzhen 51800, Peoples R China

[8] Indium Corp, Utica, NY 13502 USA

[9] Hong Kong Univ Sci & Technol, Dept Mech Engn, Hong Kong, Hong Kong, Peoples R China

来源：

IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY | 2018年 / 8卷 / 09期

关键词：

Fan-out panel-level packaging (FOPLP); heterogeneous integration; redistribution layer; WARPAGE;

D O I：

10.1109/TCPMT.2018.2848665

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

The design, materials, process, fabrication, and reliability of a heterogeneous integration of four chips by a fanout panel-level packaging (FOPLP) method are investigated in this paper. Emphasis is placed on the application of a special assembly process called uni-substrate-integrated package for fabricating the redistribution layers (RDLs) of the FOPLP. The Ajinomoto build-up film is used as the dielectric of the RDLs and is built up by the semiadditive process. The electroless Cu is used to make the seed layer, the laser direct imaging is used for opening the photoresist, and the printed circuit board Cu plating is used for making the conductor wiring of the RDLs. Reliability assessments such as the drop test and thermal cycling test are also performed.

引用

页码：1561 / 1572

页数：12

共 50 条

[21] Warpage Analysis and Optimization of Fan-Out Panel-Level Packaging in Hygrothermal Environment
Wang, Zijian
Yang, Wen
Zhu, Cheng
Wu, Shangxian
Ni, Yan
Yang, Daoguo
[J]. 2023 24TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2023,
[22] Development of 500mmx500mm Fan-out panel level packaging for heterogeneous chip integration
Chen, Lijun
Sun, Xuyan
Chen, Feng
[J]. 2020 21ST INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2020,
[23] Warpage Analysis of Fan-Out Panel-Level Packaging Using Equivalent CTE
Tsai, C. H.
Liu, S. W.
Chiang, K. N.
[J]. IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2020, 20 (01) : 51 - 57
[24] Comparison of Mechanical Modeling to Warpage Estimation of RDL-First Fan-Out Panel-Level Packaging
Lee, Chang-Chun
Wang, Chi-Wei
Chen, Chin-Yi
[J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2022, 12 (07): : 1100 - 1108
[25] Fan-Out Wafer-Level Packaging for Heterogeneous Integration
Lau, John
Li, Ming
Li, Margie
Chen, Tony
Xu, Iris
Yong, Qing Xiang
Cheng, Zhong
Fan, Nelson
Kuah, Eric
Li, Zhang
Tan, Kim Hwee
Cheung, Y. M.
Ng, Eric
Lo, Penny
Kai, Wu
Hao, Ji
Wee, Koh Sau
Ran, Jiang
Xi, Cao
Beica, Rozalia
Lim, Sze Pei
Lee, N. C.
Ko, Cheng-Ta
Yang, Henry
Chen, Y. H.
Tao, Mian
Lo, Jeffery
Lee, Ricky
[J]. 2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 2360 - 2366
[26] Fan-Out Wafer-Level Packaging for Heterogeneous Integration
Lau, John H.
Li, Ming
Qingqian, Margie Li
Chen, Tony
Xu, Iris
Yong, Qing Xiang
Cheng, Zhong
Fan, Nelson
Kuah, Eric
Li, Zhang
Tan, Kim Hwee
Cheung, Yiu-Ming
Ng, Eric
Lo, Penny
Kai, Wu
Hao, Ji
Wee, Koh Sau
Ran, Jiang
Xi, Cao
Beica, Rozalia
Lim, Sze Pei
Lee, N. C.
Ko, Cheng-Ta
Yang, Henry
Chen, Yu-Hua
Tao, Mian
Lo, Jeffery
Lee, Ricky S. W.
[J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2018, 8 (09): : 1544 - 1560
[27] Fan-Out Panel-Level PCB-Embedded SiC Power MOSFETs Packaging
Hou, Fengze
Wang, Wenbo
Ma, Rui
Li, Yonghao
Han, Zhonglin
Su, Meiying
Li, Jun
Yu, Zhongyao
Song, Yang
Wang, Qidong
Chen, Min
Cao, Liqiang
Zhang, Guoqi
Ferreira, Braham
[J]. IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2020, 8 (01) : 367 - 380
[28] From Fan-out Wafer to Fan-out Panel Level Packaging
Braun, T.
Becker, K. -F.
Raatz, S.
Bader, V.
Bauer, J.
Aschenbrenner, R.
Voges, S.
Thomas, T.
Kahle, R.
Lang, K. -D.
[J]. 2015 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), 2015, : 29 - 32
[29] A Quantitative Model to Understand the Effect of Gravity on the Warpage of Fan-Out Panel-Level Packaging
Yang, Guannan
Kuang, Ziliang
Lai, Haiqi
Liu, Yu
Cui, Ruibin
Cao, Jun
Zhang, Yu
Cui, Chengqiang
[J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2021, 11 (11): : 2022 - 2030
[30] Versatile laser release material development for chip-first and chip-last fan-out wafer-level packaging
Lee, Chia-Hsin
Huang, Baron
See, Jennifer
Liu, Xiao
Lin, Yu-Min
Chiu, Wei-Lan
Chen, Chao-Jung
Lee, Ou-Hsiang
Ding, Hsiang-En
Cheng, Ren-Shin
Lin, Ang-Ying
Wu, Sheng-Tsai
Chang, Tao-Chih
Chang, Hsiang-Hung
Chen, Kuan-Neng
[J]. IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, : 736 - 741

← 1 2 3 4 5 →