FPGA-based digit-serial complex number multiplier-accumulator

被引：0

作者：

Sansaloni, T ^{[1
]}

Valls, J ^{[1
]}

Parhi, KK ^{[1
]}

机构：

[1] Univ Politecn Valencia, Dpto Ing Elect, EPS Gandia, Grao De Gandia 46730, Spain

来源：

ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL IV: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY | 2000年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents a FPGA implementation of digit-serial Complex Number Multiplier-Accumulators (CMACs) based on Booth recoding techniques and Carry Save (CS) adders. The Complex Number Multiplier-Accumulators can be pipelined at LUT-level. An efficient mapping of the Booth recoding and the partial product generation is presented which results in a logic depth reduction. The combination of 5-3 and 4-3 converter in the CS structure and the utilization of Ripple Carry Adder (RCA) trees lead to a minimum area requirement.

引用

页码：585 / 588

页数：4

共 50 条

[1] Digit-serial fixed coefficient complex number multiplier-accumulator on FPGAs
Sansaloni, T
Valls, J
Parhi, KK
13TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2000, : 236 - 240
[2] High-performance digit-serial complex-number multiplier-accumulator
Chang, YN
Parhi, KK
INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1998, : 211 - 213
[3] High Performance FPGA-based Implementation of a Parallel Multiplier-Accumulator
Cieplucha, Marek
MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, MIXDES 2013, 2013, : 485 - 489
[4] Fast FPGA-based pipelined digit-serial/parallel multipliers
Valls, J
Sansaloni, T
Peiró, MM
Boemo, E
ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 482 - 485
[5] FPGA-based FIR filters using digit-serial arithmetic
Lee, HH
Sobelman, GE
TENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1997, : 225 - 228
[6] Fast FPGA-based pipelined digit-serial/parallel multipliers
Valls, Javier
Sansaloni, Trini
Peiro, Marcos M.
Boemo, Eduardo
Proceedings - IEEE International Symposium on Circuits and Systems, 1999, 1
[7] RSFQ signed serial multiplier-accumulator
Joukov, NA
Tivari, MS
Semenov, VK
IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2005, 15 (01) : 49 - 53
[8] Systolic digit-serial multiplier
Univ of Nottingham, Nottingham, United Kingdom
IEE Proc Circuits Devices Syst, 1 (14-20):
[9] Systolic digit-serial multiplier
Ashur, AS
Ibrahim, MK
Aggoun, A
IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1996, 143 (01): : 14 - 20
[10] High-performance digit-serial complex multiplier
Chang, YN
Parhi, KK
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2000, 47 (06): : 570 - 572

← 1 2 3 4 5 →