Hardware architecture design of CABAC codec for H.264/AVC

被引：0
|
作者：
Li, Lingfeng [1 ]
Song, Yang [1 ]
Ikenaga, Takeshi [1 ]
Goto, Satoshi [1 ]
机构：
[1] Waseda Univ, Grad Sch Informat Prod & Syst, Tokyo, Japan
来源：
2007 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PAPERS | 2007年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents a hardware architecture for Context-Based Adaptive Binary Arithmetic Coding (CABAC) codec in H.264/AVC main profile. The similarities between encoding algorithm and decoding algorithm are explored to fulfill hardware reuse. Meanwhile, dynamic pipeline scheme is adopted to speedup the throughput. The characteristics of CABAC algorithm are utilized to reduce pipeline latency. Proposed codec design is implemented under TSMC 0. IS [uri technology. Results show that the equivalent gate counts is 33.2k when the maximum frequency is 230MHz. It is estimated that the proposed CABAC codec can process the input binary symbol at 135Mb/s for encoding and 90Mb/s for decoding.
引用
收藏
页码：248 / +
页数：2
相关论文
共 50 条
  • [21] HARDWARE ARCHITECTURE FOR H.264/AVC DEBLOCKING FILTER ALGORITHM
    Loukil, H.
    Ben Atitallah, A.
    Masmoudi, N.
    [J]. 2009 6TH INTERNATIONAL MULTI-CONFERENCE ON SYSTEMS, SIGNALS AND DEVICES, VOLS 1 AND 2, 2009, : 683 - +
  • [22] Motion compensation hardware accelerator architecture for H.264/AVC
    Zatt, Bruno
    Ferreira, Valter
    Agostini, Luciano
    Wagner, Flavio R.
    Susin, Altamiro
    Bampi, Sergio
    [J]. ADVANCES IN IMAGE AND VIDEO TECHNOLOGY, PROCEEDINGS, 2007, 4872 : 24 - +
  • [23] Architecture design of fine grain SNR scalable encoder with CABAC for H.264/AVC scalable extension
    Chen, Yu-Jen
    Chen, Yi-Hau
    Chuang, Tzu-Der
    Li, Chung-Te
    Chien, Shao-Yi
    Chen, Liang-Gee
    [J]. 2007 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, VOLS 1 AND 2, 2007, : 515 - 520
  • [24] Architecture Design of Fine Grain Quality Scalable Encoder with CABAC for H.264/AVC Scalable Extension
    Chuang, Tzu-Der
    Chen, Yu-Jen
    Chen, Yi-Hau
    Chien, Shao-Yi
    Chen, Liang-Gee
    [J]. JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2010, 60 (03): : 363 - 375
  • [25] Design of a low power architecture for CABAC encoder in H.264
    Kuo, Chien-Chung
    Lei, Sheau-Fang
    [J]. 2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 243 - +
  • [26] A Parallel Approach for High Performance Hardware Design of Intra Prediction in H.264/AVC Video Codec
    Shafique, Muhammad
    Bauer, Lars
    Henkel, Joerg
    [J]. DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 1434 - 1439
  • [27] A CABAC codec of H.264AVC with Secure Arithmetic Coding
    Neji, Nihel
    Jridi, Maher
    Alfalou, Ayman
    Masmoudi, Nouri
    [J]. REAL-TIME IMAGE AND VIDEO PROCESSING 2013, 2013, 8656
  • [28] Hardware Architecture for Real Time H.264 CABAC Decoding for HDTV Applications
    Johar, Sumit
    Sachdeva, Ravin
    Alfonso, Daniele
    [J]. IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE 2011), 2011, : 403 - 404
  • [29] Low Power Architecture Design and Hardware Implementations of Deblocking Filter in H.264/AVC
    Chung, Hua-Chang
    Chen, Zong-Yi
    Chang, Pao-Chi
    [J]. IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE 2011), 2011, : 405 - 406
  • [30] IMPROVED CABAC DESIGN IN H.264/AVC FOR LOSSLESS DEPTH MAP CODING
    Heo, Jin
    Ho, Yo-Sung
    [J]. 2011 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO (ICME), 2011,
12345