A Parallel Approach for High Performance Hardware Design of Intra Prediction in H.264/AVC Video Codec

被引:0
|
作者
Shafique, Muhammad [1 ]
Bauer, Lars [1 ]
Henkel, Joerg [1 ]
机构
[1] Univ Karlsruhe, Chair Embedded Syst, Karlsruhe, Germany
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The H.264/AVC Intra Frame Codec (i.e. all frames are coded as I-frames) targets high-resolution/high-end encoding applications (e.g. digital cinema and high quality archiving etc.), providing much better compression efficiency at lower computational complexity compared to MJPEG2000. Moreover, in case of video coding of very high motion scenes, the number of Intra Macroblocks is dominant. Intra Prediction is a compute intensive and memory-critical part that consumes 80% of the computation time of the entire Intra Compression process when executing the H.264 encoder on MIPS processor [13]. We therefore present a novel hardware for H.264 Intra Prediction that processes all the prediction modes in parallel inside one integrated module (i.e. mode-level parallelism) enabling us to exploit the full space of optimization. It exhibits a group-based write-back scheme to reduce the memory transfers in order to facilitate the fast mode-decision schemes. Our Luma 4x4 hardware is 3.6x, 5.2x, and 5.5x faster than state-of-the-art approaches [13], QS0 [14], and [15], respectively. Our results show that processing Luma 16x16, Chroma 8x8, and Luma 4x4 with the proposed approach is 7.2x, 6.5x, and 1.8x faster (while giving an energy saving of 60%, 80%, and 74%) when compared with Dedicated Module Approach 1131 (each prediction mode is processed with its independent hardware module i.e. a typical ASIC style for Intra Prediction). We get an area saving of 58% for Luma 4x4 hardware.
引用
收藏
页码:1434 / 1439
页数:6
相关论文
共 50 条
  • [1] Hardware architecture design of an H.264/AVC video codec
    Chen, Tung-Chien
    Lian, Chung-, Jr.
    Chen, Liang-Gee
    ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 750 - 757
  • [2] An Effective Approach for Hardware Design of Intra Prediction in H.264/AVC
    Zheng, Jianwei
    Xu, Chunhang
    Guo, Jiefeng
    2012 INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY AND IDENTIFICATION (ASID), 2012,
  • [3] Implementation of high performance CAVLC for H.264/AVC video codec
    Kim, Daeok
    Jung, Eungu
    Park, Hyunho
    Shin, Hosoon
    Har, Dongsoo
    6TH INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2006, : 20 - +
  • [4] Hardware architecture design of CABAC codec for H.264/AVC
    Li, Lingfeng
    Song, Yang
    Ikenaga, Takeshi
    Goto, Satoshi
    2007 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 248 - +
  • [5] Intra Prediction for the Hardware H.264/AVC High Profile Encoder
    Mikołaj Roszkowski
    Grzegorz Pastuszak
    Journal of Signal Processing Systems, 2014, 76 : 11 - 17
  • [6] Intra Prediction for the Hardware H.264/AVC High Profile Encoder
    Roszkowski, Mikolaj
    Pastuszak, Grzegorz
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2014, 76 (01): : 11 - 17
  • [7] High performance hardware architecture of intra-prediction for H.264/AVC high profile
    Gu, Meihua
    Zhu, Lei
    Journal of Computational Information Systems, 2013, 9 (15): : 6227 - 6233
  • [8] A hardware architecture for intra-prediction of H.264/AVC
    Lee, SJ
    Kim, CG
    Kim, MS
    Kim, SD
    ESA '05: PROCEEDINGS OF THE 2005 INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS AND APPLICATIONS, 2005, : 222 - 228
  • [9] H.264/AVC HDTV video codec LSI
    Nakayama, Hiroshi
    Watanabe, Yasuhiro
    Higashi, Akihiro
    FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 2008, 44 (03): : 351 - 358
  • [10] H.264/AVC HDTV video codec LSI
    Fujitsu Laboratories Ltd.
    不详
    不详
    Fujitsu Sci Tech J, 2008, 3 (351-358): : 351 - 358