H.264/AVC HDTV video codec LSI

被引:0
|
作者
Nakayama, Hiroshi [1 ]
Watanabe, Yasuhiro [1 ]
Higashi, Akihiro [1 ]
机构
[1] Fujitsu Labs Ltd, Kawasaki, Kanagawa 211, Japan
来源
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Fujitsu has developed a video codec LSI for the compression/decompression of high-definition television (HDTV) video in conformance with the H.264/AVC standard, which is expected to become the next-generation video compression standard. This LSI uses a "prefetch memory control technique" that reduces external memory access - an important issue in the compression of HDTV video - by 25 to 45% in terms of data transfer rate compared with conventional memory access techniques. It achieves superior picture quality and low power consumption by optimal application of video-encoding algorithms accumulated by Fujitsu over many years. The LSI is embedded with two of Fujitsu's original low-power memory units (fast cycle random access memory [FCRAM]) in a single package under the product name MB86H50. The entire chip including memory consumes only about 600 mW during audio-visual (AV) encoding of HDTV video, achieving low power consumption at an industry-leading level. With the above features, the MB86H50 can record, play, and transmit HDTV video at high quality via a wide variety of equipment including portable AV devices, hard disk recorders, and home network appliances.
引用
收藏
页码:351 / 358
页数:8
相关论文
共 50 条
  • [1] H.264/AVC HDTV video codec LSI
    Fujitsu Laboratories Ltd.
    不详
    不详
    Fujitsu Sci Tech J, 2008, 3 (351-358): : 351 - 358
  • [2] H.264 video codec for HDTV terrestrial transmission
    Fernando, WAC
    Min, LL
    ICCE: 2005 INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, DIGEST OF TECHNICAL PAPERS, 2005, : 9 - 10
  • [3] Hardware architecture design of an H.264/AVC video codec
    Chen, Tung-Chien
    Lian, Chung-, Jr.
    Chen, Liang-Gee
    ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 750 - 757
  • [4] System architecture of H.264/AVC codec LSI for digital HD camcorder
    Inata, Keisuke
    Sasamoto, Manabu
    Nonaka, Tomoyuki
    Komi, Hironori
    2008 DIGEST OF TECHNICAL PAPERS INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, 2008, : 452 - 453
  • [5] Implementation of high performance CAVLC for H.264/AVC video codec
    Kim, Daeok
    Jung, Eungu
    Park, Hyunho
    Shin, Hosoon
    Har, Dongsoo
    6TH INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2006, : 20 - +
  • [6] A single chip H.264/AVC HDTV encoder/decoder/transcoder system LSI
    Mizosoe, Hiroki
    Yoshida, Daisuke
    Nakamura, Taku
    ICCE: 2007 DIGEST OF TECHNICAL PAPERS INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, 2007, : 39 - +
  • [7] A single chip H.264/AVC HDTV encoder/decoder/transcoder system LSI
    Mizosoe, Hiroki
    Yoshida, Daisuke
    Nakamura, Taku
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2007, 53 (02) : 630 - 635
  • [8] H.264/AVC codec LSI configuration technology and application to IP retransmission services
    NTT Cyber Space Laboratories, Yokosuka-shi, 239-0847, Japan
    NTT Tech. Rev., 2009, 11
  • [9] A 50 % power reduction in H.264/AVC HDTV video decoder LSI by dynamic voltage scaling in elastic pipeline
    Kawakami, Kentaro
    Takemura, Jun
    Kuroda, Mitsuhiko
    Kawaguchi, Hiroshi
    Yoshimoto, Masahiko
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2006, E89A (12) : 3642 - 3651
  • [10] A CAVLC-BASED VIDEO WATERMARKING SCHEME FOR H.264/AVC CODEC
    Lin, Shinfeng D.
    Chuang, Chih-Yao
    Chen, Mei-Juan
    INTERNATIONAL JOURNAL OF INNOVATIVE COMPUTING INFORMATION AND CONTROL, 2011, 7 (11): : 6359 - 6367