A PRNG circuit on PLD with feature of low-power, high-speed, and various generation of random number sequence

被引：0
|
作者：
Sato, Tomoaki [1 ]
Kikuchi, Kazuhira [1 ]
Fukase, Masa-aki [1 ]
机构：
[1] Hirosaki Univ, Bunkyo-cho 3, Hirosaki, Aomori 036-8561, Japan
来源：
TENCON 2006 - 2006 IEEE REGION 10 CONFERENCE, VOLS 1-4 | 2006年
关键词：
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
The design of PLD (Programmable Logic Devices used for various applications needs both high-speed and low-power operation. One of the design methods suited to this requirement is wave-pipeline technique. In this paper, we describe the wave-pipelining of PLD-design. This is applied to PRNG (Pseudo-Random Number Generator) circuit that is a sequential circuit. According to the result of the gate level simulation, the waved- PRNG circuit contributes to speed-up and low-power operation. In addition, this circuit is able to easily generate various random number sequences by controlling the operation clock frequency.
引用
收藏
页码：1340 / +
页数：2
相关论文
共 50 条
  • [1] Low-Power and High-Speed Startup Circuit for Reference Circuit
    Chen, Hou-Ming
    Lee, Bo-Yi
    Lin, Kuang-Hao
    Huang, Xian-Ji
    Huang, Yu-Siang
    2017 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - TAIWAN (ICCE-TW), 2017,
  • [2] HIGH-SPEED LOW-POWER DARLINGTON ECL CIRCUIT
    CHUANG, CT
    CHIN, K
    LU, PF
    SHIN, HJ
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (12) : 1374 - 1376
  • [3] A low-power and high-speed True Random Number Generator using generated RTN
    Brown, James
    Gao, Rui
    Ji, Zhigang
    Chen, Jiezhi
    Wu, Jixuan
    Zhang, Jianfu
    Zhou, Bo
    Shi, Qi
    Crowford, Jacob
    Zhang, Weidong
    2018 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, 2018, : 95 - 96
  • [4] Unbalanced current latch sense amplifier for low-power high-speed PLD's
    Huang, HY
    Chu, YH
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 193 - 196
  • [5] A high-speed, low-power SOICMOS circuit with variable threshold voltages
    Higuchi, H
    Ikeda, T
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART II-ELECTRONICS, 2001, 84 (05): : 20 - 28
  • [6] A low-power high-speed driving circuit for spatial light modulators
    Zhu, Minghao
    Zhu, Congyi
    Li, Wenjiang
    Zhang, Yaohui
    JOURNAL OF SEMICONDUCTORS, 2012, 33 (02)
  • [7] A Low-Power Switching Method with a Bootstrapping Circuit for High-Speed Transmitters
    Yun, Daeho
    Song, Bongsub
    Kim, Kyunghoon
    Lee, Junan
    Burm, Jinwook
    IEICE TRANSACTIONS ON ELECTRONICS, 2012, E95C (05) : 921 - 923
  • [8] A robust high-speed and low-power CMOS current comparator circuit
    Chen, L
    Shi, BX
    Lu, C
    2000 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: ELECTRONIC COMMUNICATION SYSTEMS, 2000, : 174 - 177
  • [9] High-speed Quantum Random Number Generation
    Wayne, Mchael A.
    Jeffrey, Evan R.
    Akelsrod, Gleb M.
    Kwiat, Paul G.
    2008 CONFERENCE ON LASERS AND ELECTRO-OPTICS & QUANTUM ELECTRONICS AND LASER SCIENCE CONFERENCE, VOLS 1-9, 2008, : 2365 - 2366
  • [10] Low-Voltage and High-Speed CMOS Circuit Design with Low-Power Mode
    Berg, Yngvar
    Mirmotahari, Omid
    2015 IEEE CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2015, : 57 - 60
12345