Design and Analysis of a CMOS 180-nm Fractional-N Frequency Synthesizer

被引：0

作者：

Parvathy, P. ^{[1
]}

Saraswathi, N. ^{[1
]}

机构：

[1] SRM Univ, Dept Elect & Commun Engn, Kattakulathur 603203, Tamil Nadu, India

来源：

NANOELECTRONIC MATERIALS AND DEVICES, VOL III | 2018年 / 466卷

关键词：

D O I：

10.1007/978-981-10-7191-1_5

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The design of a Fractional-N Frequency Synthesizer in CMOS 180-nm that operates in GHz range is discussed. The proposed frequency synthesizer is realized using a phase-locked loop with phase frequency detector (PFD), charge pump, loop filter, voltage controlled oscillator (VCO), and a programmable frequency divider. The characteristics of the PFD are extremely linear as one of the input frequencies is modulated. The frequency divider deigned is a programmable one as it can generate noninteger division ratios unlike an integer PLL.

引用

页码：37 / 49

页数：13

共 50 条

[1] A fractional-N PLL frequency synthesizer design
Kim, S
Kim, Y
[J]. Proceedings of the IEEE SoutheastCon 2004: EXCELLENCE IN ENGINEERING, SCIENCE, AND TECHNOLOGY, 2005, : 84 - 87
[2] Monolithic CMOS fractional-N frequency synthesizer design for high spectral purity
De Muer, B
Steyaert, M
[J]. ANALOG CIRCUIT DESIGN: FRACTIONAL-N SYNTHESIZERS, DESIGN FOR ROBUSTNESS, LINE AND BUS DRIVERS, 2003, : 51 - 75
[3] A Σ-Δ FRACTIONAL-N FREQUENCY SYNTHESIZER IN 0.18μM CMOS TECHNOLOGY
Zhang, Changchun
Song, Wei
Zheng, Libo
Guo, Yufeng
Bai, Gang
Chen, Jing
Zhao, Jiang
[J]. 2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
[4] A 55 nm CMOS ΔΣ fractional-N frequency synthesizer for WLAN transceivers with low noise filters
陈铭易
楚晓杰
于鹏
颜峻
石寅
[J]. Journal of Semiconductors, 2013, 34 (10) : 87 - 94
[5] Design of Fractional-N Frequency Synthesizer for FSK Transceiver
Li, Ming
Wan, Peiyuan
[J]. 2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 1425 - 1427
[6] Modeling and simulation to the design of ΣΔ fractional-N frequency synthesizer
Huang, Shuilong
Ma, Huainan
Wang, Zhihua
[J]. 2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2007, : 291 - +
[7] A CMOS ΔΣ fractional-N frequency synthesizer with quantization noise pushing technique
Yang, Yu-Che
Lu, Shey-Shi
[J]. 2007 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2007, : 262 - 263
[8] A 0.13μm CMOS Δ ∑ fractional-N frequency synthesizer for WLAN transceivers
楚晓杰
贾海珑
林敏
石寅
代伐
[J]. Journal of Semiconductors, 2011, (10) : 113 - 119
[9] A fractional-N frequency synthesizer with no fractional spurs
Zhang, Xiaopin
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (09) : 986 - 990
[10] An Optimized ΔΣ Fractional-N Frequency Synthesizer for CMOS UHF RFID Reader
Shi, Chunqi
Zhang, Runxi
Lai, Zongsheng
[J]. 2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 545 - 548

← 1 2 3 4 5 →