A novel approach for system level package Modeling to address signal and power integrity issues

被引:3
|
作者
Wei, X. C. [1 ]
Liu, E. X. [1 ]
Oo, Z. Z. [1 ]
Li, E. P. [1 ]
Vahldieck, R. [2 ]
机构
[1] Inst High Performance Comp, 1 Sci Pk Rd,01-01 Capricorn, Singapore 117528, Singapore
[2] Swiss Fed Inst Technol, Zurich, Switzerland
关键词
D O I
10.1109/ECTC.2007.374016
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The electromagnetic compatibility simulation of the power delivery network inside the integrated circuit packaging becomes an important issue in the modem circuit design. In this paper, this complex power-ground plane is divided into the internal region and external region. These two regions are simulated by using the hybrid integral equations. The internal integral equation is described by using the rectangular cavity dyadic green functions, while the external integral equation is described by using the free-space green function. These two equations are coupled through the equivalent magnetic current placed on the periphery and gaps of the power-ground plane. This proposed method could accurately simulate both the coupling between vias inside the power-ground plane and the emission from the periphery and gaps of the power-ground plane. Through several examples, its accuracy and efficiency are validated.
引用
收藏
页码:1653 / +
页数:3
相关论文
共 50 条
  • [31] Effects of process variation on signal integrity for high speed differential signaling on package level
    Ahn, S
    Lu, ACW
    Fan, W
    Wai, LL
    Kim, J
    [J]. PROCEEDINGS OF THE 4TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2002), 2002, : 249 - 252
  • [32] Novel approach to a consistent large-signal and small-signal modeling of power Phemts
    Wei, CJ
    Bartle, D
    Tkachenko, YA
    [J]. APMC 2001: ASIA-PACIFIC MICROWAVE CONFERENCE, VOLS 1-3, PROCEEDINGS, 2001, : 252 - 255
  • [33] From surface roughness modeling to surface roughness engineering signal integrity and power integrity
    Ye, Xiaoning
    [J]. IEEE Electromagnetic Compatibility Magazine, 1600, 9 (02): : 60 - 61
  • [34] Device and package level thermal modeling of GaAs power amplifiers
    Vijayakumar, B
    Burton, R
    Guo, Y
    [J]. ITHERM 2004, VOL 1, 2004, : 291 - 296
  • [35] Computationally efficient power integrity simulation for system-on-package applications
    Bharath, Krishna
    Engin, Ege
    Swaminathan, Madhavan
    Uriu, Kazuhide
    Yamada, Toru
    [J]. 2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 612 - +
  • [36] Power Integrity Design for Package-Board System Based on BGA
    Sun Haiyan
    Wang Xuemin
    Sun Ling
    Zhao Jicong
    Sun Wenjun
    [J]. 2017 18TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2017, : 904 - 907
  • [37] Thermal Modeling and Simulation of a Package-on-Package Embedded Micro Wafer Level Package (EMWLP) Structure at the Package and System-level
    Hoe, Yen Yi Germaine
    Choong, Chong Ser
    Rao, Vempati Srinivasa
    Sharma, Gaurav
    Zhang Xiaowu
    Pinjala, D.
    [J]. 2010 12TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2010, : 285 - 291
  • [38] System Power Integrity Impact by Package Power/Ground Balls Assignment and Decoupling Capacitors
    Lin, Cheng-Hsun
    Wang, Chen-Chao
    Wang, Hung-Yu
    [J]. 2012 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (APEMC), 2012, : 265 - 268
  • [39] A novel modeling approach for express package carrier planning
    Root, Sarah
    Cohn, Amy
    [J]. NAVAL RESEARCH LOGISTICS, 2008, 55 (07) : 670 - 683
  • [40] Modeling Power Consumption at System-Level for Design of Power Integrity-Aware AMS-Circuits
    Pan, Xiao
    Molina, Javier Moreno
    Grimm, Christoph
    [J]. 2015 18TH FORUM ON SPECIFICATION AND DESIGN LANGUAGES (FDL), 2015, : 32 - 39