Design of a High-Throughput Low-Latency Extended Golay Decoder

被引:0
|
作者
Zhang, Pengwei [1 ,2 ]
Lau, Francis C. M. [1 ,2 ]
Sham, Chiu-W [3 ]
机构
[1] Hong Kong Polytech Univ, Dept Elect & Informat Engn, Hong Kong, Hong Kong, Peoples R China
[2] Hong Kong Polytech Univ, Shenzhen Res Inst, Hong Kong, Hong Kong, Peoples R China
[3] Univ Auckland, Dept Comp Sci, Auckland, New Zealand
关键词
CODE;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we propose a parallel architecture of the imperfect maximum likelihood decoding (IMLD) method, called PIMLD. It is further implemented onto an FPGA and applied to decode the (24, 12, 8) extended Golay code. Experimental results show that the proposed PIMLD decoder achieves 12.0 Gb/s throughput at 500 MHz frequency. Moreover, the latency for the decoder is only 5 clock cycles.
引用
收藏
页码:524 / 527
页数:4
相关论文
共 50 条
  • [21] An Efficient High-Throughput and Low-Latency SYN Flood Defender for High-Speed Networks
    Duc-Minh Ngo
    Cuong Pham-Quoc
    Tran Ngoc Thinh
    SECURITY AND COMMUNICATION NETWORKS, 2018,
  • [22] High-Throughput Low-Latency Encoder and Decoder for a Class of Generalized Reed-Solomon Codes for Short-Reach Optical Communications
    Zheng, Bo
    Condo, Carlo
    Gross, Warren J.
    Liboiron-Ladouceur, Odile
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020, 67 (04) : 670 - 674
  • [23] Photonic unsupervised learning variational autoencoder for high-throughput and low-latency image transmission
    Chen, Yitong
    Zhou, Tiankuang
    Wu, Jiamin
    Qiao, Hui
    Lin, Xing
    Fang, Lu
    Dai, Qionghai
    SCIENCE ADVANCES, 2023, 9 (07)
  • [24] A High-Throughput and Low-Latency Parallelization of Window-based Stream Joins on Multicores
    Buono, Daniele
    De Matteis, Tiziano
    Mencagli, Gabriele
    2014 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING WITH APPLICATIONS (ISPA), 2014, : 117 - 126
  • [25] Low-latency and high-throughput software turbo decoders on multi-core architectures
    Bertrand Le Gal
    Christophe Jego
    Annals of Telecommunications, 2020, 75 : 27 - 42
  • [26] Low-latency and high-throughput software turbo decoders on multi-core architectures
    Le Gal, Bertrand
    Jego, Christophe
    ANNALS OF TELECOMMUNICATIONS, 2020, 75 (1-2) : 27 - 42
  • [27] Online Scheduling and Interference Alleviation for Low-Latency, High-Throughput Processing of Data Streams
    Buddhika, Thilina
    Stern, Ryan
    Lindburg, Kira
    Ericson, Kathleen
    Pallickara, Shrideep
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2017, 28 (12) : 3553 - 3569
  • [28] High-Throughput Low-Power LDPC Decoder and Code Design
    Henige, Thomas
    Abu-Surra, Shadi
    Pisek, Eran
    2011 IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE (GLOBECOM 2011), 2011,
  • [29] A Low-Latency, High-Throughput On-Chip Optical Router Architecture for Future Chip Multiprocessors
    Cianchetti, Mark J.
    Albonesi, David H.
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2011, 7 (02)
  • [30] Coorp: Satisfying Low-Latency and High-Throughput Requirements of Wireless Network for Coordinated Robotic Learning
    Deng, Shengliang
    Guan, Xiuxian
    Sun, Zekai
    Zhao, Shixiong
    Shen, Tianxiang
    Chen, Xusheng
    Duan, Tianyang
    Wang, Yuexuan
    Pan, Jia
    Wu, Yanjun
    Zhang, Libo
    Cui, Heming
    IEEE INTERNET OF THINGS JOURNAL, 2023, 10 (03) : 1946 - 1960