Design of a High-Throughput Low-Latency Extended Golay Decoder

被引：0

作者：

Zhang, Pengwei ^{[1
,2
]}

Lau, Francis C. M. ^{[1
,2
]}

Sham, Chiu-W ^{[3
]}

机构：

[1] Hong Kong Polytech Univ, Dept Elect & Informat Engn, Hong Kong, Hong Kong, Peoples R China

[2] Hong Kong Polytech Univ, Shenzhen Res Inst, Hong Kong, Hong Kong, Peoples R China

[3] Univ Auckland, Dept Comp Sci, Auckland, New Zealand

来源：

2017 23RD ASIA-PACIFIC CONFERENCE ON COMMUNICATIONS (APCC): BRIDGING THE METROPOLITAN AND THE REMOTE | 2017年

关键词：

CODE;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, we propose a parallel architecture of the imperfect maximum likelihood decoding (IMLD) method, called PIMLD. It is further implemented onto an FPGA and applied to decode the (24, 12, 8) extended Golay code. Experimental results show that the proposed PIMLD decoder achieves 12.0 Gb/s throughput at 500 MHz frequency. Moreover, the latency for the decoder is only 5 clock cycles.

引用

页码：524 / 527

页数：4

共 50 条

[31] A low-latency list decoder for polar codes
Xu, Qingyun
Pan, Zhiwen
Liu, Nan
You, Xiaohu
SCIENCE CHINA-INFORMATION SCIENCES, 2018, 61 (10)
[32] NARPCA: Neural Accumulate-Retract PCA for Low-Latency High-Throughput Processing on Datastreams
Axenie, Cristian
Tudoran, Radu
Bortoli, Stefano
Hassan, Mohamad Al Hajj
Brasche, Goetz
ARTIFICIAL NEURAL NETWORKS AND MACHINE LEARNING - ICANN 2019: THEORETICAL NEURAL COMPUTATION, PT I, 2019, 11727 : 253 - 266
[33] A low-latency list decoder for polar codes
Qingyun Xu
Zhiwen Pan
Nan Liu
Xiaohu You
Science China Information Sciences, 2018, 61
[34] A low-latency list decoder for polar codes
Qingyun XU
Zhiwen PAN
Nan LIU
Xiaohu YOU
Science China(Information Sciences), 2018, 61 (10) : 163 - 172
[35] Latency-Optimized Stochastic LDPC Decoder for High-Throughput Applications
Wu, Di
Chen, Yun
Zhang, Qichen
Zheng, Lirong
Zeng, Xiaoyang
Ueng, Yeong-luh
2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 3044 - 3047
[36] Design of a high-throughput low-power IS95 Viterbi decoder
Liu, X
Papaefthymiou, MC
39TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2002, 2002, : 263 - 268
[37] Efficient Decoder Design for High-Throughput LDPC Decoding
Cui, Zhiqiang
Wang, Zhongfeng
Zhang, Xinmiao
Jia, Qingwei
2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 1640 - +
[38] Hermit: Low-Latency, High-Throughput, and Transparent Remote Memory via Feedback-Directed Asynchrony
Qiao, Yifan
Wang, Chenxi
Ruan, Zhenyuan
Belay, Adam
Lu, Qingda
Zhang, Yiying
Kim, Miryung
Xu, Guoqing Harry
PROCEEDINGS OF THE 20TH USENIX SYMPOSIUM ON NETWORKED SYSTEMS DESIGN AND IMPLEMENTATION, NSDI 2023, 2023, : 181 - 198
[39] Low-Latency Approximate Matrix Inversion for High-Throughput Linear Pre-coders in Massive MIMO
Abbas, Syed Mohsin
Tsui, Chi-Ying
2016 IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2016,
[40] A Scalable, Low-Latency, High-Throughput, Optical Interconnect Architecture Based on Arrayed Waveguide Grating Routers
Proietti, Roberto
Cao, Zheng
Nitta, Christopher J.
Li, Yuliang
Ben Yoo, S. J.
JOURNAL OF LIGHTWAVE TECHNOLOGY, 2015, 33 (04) : 911 - 920

← 1 2 3 4 5 →