Design of a High-Throughput Low-Latency Extended Golay Decoder

被引：0

作者：

Zhang, Pengwei ^{[1
,2
]}

Lau, Francis C. M. ^{[1
,2
]}

Sham, Chiu-W ^{[3
]}

机构：

[1] Hong Kong Polytech Univ, Dept Elect & Informat Engn, Hong Kong, Hong Kong, Peoples R China

[2] Hong Kong Polytech Univ, Shenzhen Res Inst, Hong Kong, Hong Kong, Peoples R China

[3] Univ Auckland, Dept Comp Sci, Auckland, New Zealand

来源：

2017 23RD ASIA-PACIFIC CONFERENCE ON COMMUNICATIONS (APCC): BRIDGING THE METROPOLITAN AND THE REMOTE | 2017年

关键词：

CODE;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, we propose a parallel architecture of the imperfect maximum likelihood decoding (IMLD) method, called PIMLD. It is further implemented onto an FPGA and applied to decode the (24, 12, 8) extended Golay code. Experimental results show that the proposed PIMLD decoder achieves 12.0 Gb/s throughput at 500 MHz frequency. Moreover, the latency for the decoder is only 5 clock cycles.

引用

页码：524 / 527

页数：4

共 50 条

[1] High-Throughput and Low-Latency Hyperloop
Eichelberger, Manuel
Geiter, David T.
Schmid, Roland
Wattenhofer, Roger
2020 IEEE 23RD INTERNATIONAL CONFERENCE ON INTELLIGENT TRANSPORTATION SYSTEMS (ITSC), 2020,
[2] Modular Design of High-Throughput, Low-Latency Sorting Units
Farmahini-Farahani, Amin
Duwe, Henry J., III
Schulte, Michael J.
Compton, Katherine
IEEE TRANSACTIONS ON COMPUTERS, 2013, 62 (07) : 1389 - 1402
[3] A High-throughput Low-latency Arithmetic Encoder Design for HDTV
Li, Yuan
Zhang, Shanghang
Jia, Huizhu
Xie, Xiaodong
Gao, Wen
2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 998 - 1001
[4] Low-Latency, High-Throughput Garbage Collection
Zhao, Wenyu
Blackburn, Stephen M.
McKinley, Kathryn S.
PROCEEDINGS OF THE 43RD ACM SIGPLAN INTERNATIONAL CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '22), 2022, : 76 - 91
[5] Ridge: high-throughput, low-latency atomic multicast
Bezerra, Carlos Eduardo
Cason, Daniel
Pedone, Fernando
2015 IEEE 34th Symposium on Reliable Distributed Systems (SRDS), 2015, : 256 - 265
[6] A Low-Latency and High-Throughput Scheduler for Emergency and Wireless Networks
Casoni, Maurizio
Grazia, Carlo Augusto
Valente, Paolo
2014 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS WORKSHOPS (ICC), 2014, : 231 - 236
[7] Implementation of a high-throughput low-latency polyphase channelizer on GPUs
Kim, Scott C.
Bhattacharyya, Shuvra S.
EURASIP JOURNAL ON ADVANCES IN SIGNAL PROCESSING, 2014,
[8] Low-latency architectures for high-throughput rate viterbi decoders
Kong, JJ
Parhi, KK
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (06) : 642 - 651
[9] Implementation of a high-throughput low-latency polyphase channelizer on GPUs
Scott C Kim
Shuvra S Bhattacharyya
EURASIP Journal on Advances in Signal Processing, 2014 (1)
[10] Low-Latency Lossless Compression Codec Design for High-Throughput Data-Buses
Katsu, Yuki
Kaneko, Haruhiko
2016 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS-TAIWAN (ICCE-TW), 2016, : 269 - 270

← 1 2 3 4 5 →