High-Throughput and Low-Latency Hyperloop

被引:1
|
作者
Eichelberger, Manuel [1 ]
Geiter, David T. [1 ]
Schmid, Roland [1 ]
Wattenhofer, Roger [1 ]
机构
[1] Swiss Fed Inst Technol, Zurich, Switzerland
关键词
feasibility; modeling; on-demand; scheduling; waiting time; transportation; DEMAND; ALGORITHMS; MOBILITY;
D O I
10.1109/itsc45102.2020.9294573
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Hyperloop pods are expected to travel faster than 1,000 km/h. Apart from high speed, high throughput and low latency are crucial to hyperloop's success. We show that hyperloop networks could transport as many passengers as train or plane networks. Our on-demand pod scheduling method provides passenger waiting times of only a few minutes, even at peak times. That minimizes the overall trip latencies. Further, our scheduling results in low resource usage in terms of consumed energy and required number of pods in the system. With on-demand scheduling, passengers need not look up schedules and cannot miss connections. Rather, the schedule follows passengers' itineraries. In addition, the hyperloop concept can enable many direct connections due to small pod capacities. We conclude that hyperloop systems may become the preferred mode of transportation by being fast, reducing waiting times and keeping up with high demand - all while offering more convenience than current public transportation.
引用
收藏
页数:6
相关论文
共 50 条
  • [1] Low-Latency, High-Throughput Garbage Collection
    Zhao, Wenyu
    Blackburn, Stephen M.
    McKinley, Kathryn S.
    PROCEEDINGS OF THE 43RD ACM SIGPLAN INTERNATIONAL CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '22), 2022, : 76 - 91
  • [2] Ridge: high-throughput, low-latency atomic multicast
    Bezerra, Carlos Eduardo
    Cason, Daniel
    Pedone, Fernando
    2015 IEEE 34th Symposium on Reliable Distributed Systems (SRDS), 2015, : 256 - 265
  • [3] A Low-Latency and High-Throughput Scheduler for Emergency and Wireless Networks
    Casoni, Maurizio
    Grazia, Carlo Augusto
    Valente, Paolo
    2014 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS WORKSHOPS (ICC), 2014, : 231 - 236
  • [4] Modular Design of High-Throughput, Low-Latency Sorting Units
    Farmahini-Farahani, Amin
    Duwe, Henry J., III
    Schulte, Michael J.
    Compton, Katherine
    IEEE TRANSACTIONS ON COMPUTERS, 2013, 62 (07) : 1389 - 1402
  • [5] A High-throughput Low-latency Arithmetic Encoder Design for HDTV
    Li, Yuan
    Zhang, Shanghang
    Jia, Huizhu
    Xie, Xiaodong
    Gao, Wen
    2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 998 - 1001
  • [6] Implementation of a high-throughput low-latency polyphase channelizer on GPUs
    Kim, Scott C.
    Bhattacharyya, Shuvra S.
    EURASIP JOURNAL ON ADVANCES IN SIGNAL PROCESSING, 2014,
  • [7] Design of a High-Throughput Low-Latency Extended Golay Decoder
    Zhang, Pengwei
    Lau, Francis C. M.
    Sham, Chiu-W
    2017 23RD ASIA-PACIFIC CONFERENCE ON COMMUNICATIONS (APCC): BRIDGING THE METROPOLITAN AND THE REMOTE, 2017, : 524 - 527
  • [8] Low-latency architectures for high-throughput rate viterbi decoders
    Kong, JJ
    Parhi, KK
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (06) : 642 - 651
  • [9] Implementation of a high-throughput low-latency polyphase channelizer on GPUs
    Scott C Kim
    Shuvra S Bhattacharyya
    EURASIP Journal on Advances in Signal Processing, 2014 (1)
  • [10] INFless: A Native Serverless System for Low-Latency, High-Throughput Inference
    Yang, Yanan
    Zhao, Laiping
    Li, Yiming
    Zhang, Huanyu
    Li, Jie
    Zhao, Mingyang
    Chen, Xingzhen
    Li, Keqiu
    ASPLOS '22: PROCEEDINGS OF THE 27TH ACM INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, 2022, : 768 - 781