Clocked dosimeter compatible with digital CMOS technology

被引:0
|
作者
Garcia-Moreno, E [1 ]
Iniguez, B [1 ]
Roca, M [1 ]
Segura, J [1 ]
Isern, E [1 ]
机构
[1] UIB Cra Valldemossa, Dept Phys, Palma 07071, Baleares, Spain
关键词
radiation dosimeter; radiation effects; CMOS technology; digital circuits;
D O I
10.1023/A:1008290024783
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We present two versions of a radiation dosimeter, they are CMOS circuits built around a PMOSFET radiation sensor, compatible with standard technology. These dosimeters are intended to be used as built-in sensors in integrated circuits to signal misfunction danger due to radiation exposure, and so they have a binary output which changes its state when the total radiation dose exceeds a prefixed level. The first circuit is an improved version of a previously developed dosimeter which has less power consumption and sharper transfer characteristics. It has been built in ES2 1.0 mu m technology and we present experimental results. The second circuit is under development, it is a clocked dosimeter which samples the dose only during a very short time at each clock period and then remains at rest, to further reduce the power consumption.
引用
收藏
页码:101 / 110
页数:10
相关论文
共 50 条
  • [21] Low power CMOS circuits with clocked power
    Wu, XW
    Pedram, M
    2000 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: ELECTRONIC COMMUNICATION SYSTEMS, 2000, : 513 - 516
  • [22] Optimization of high Q CMOS-compatible microwave inductors using silicon CMOS technology
    Park, M
    Lee, SH
    Yu, HK
    Nam, KS
    1997 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS I-III: HIGH FREQUENCIES IN HIGH PLACES, 1997, : 129 - 132
  • [23] Tunable capacitors for digital CMOS compatible high frequency analog filters
    Allbutt, GJ
    Nairn, DG
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 1, 1996, : 89 - 92
  • [24] Optimization of high Q CMOS-compatible microwave inductors using silicon CMOS technology
    Park, M
    Lee, S
    Yu, HK
    Nam, KS
    1997 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM: DIGEST OF TECHNICAL PAPERS, 1997, : 181 - 184
  • [25] Power reducing techniques for clocked CMOS PLAs
    Hobson, RF
    PROCEEDINGS OF THE 8TH GREAT LAKES SYMPOSIUM ON VLSI, 1998, : 34 - 38
  • [26] Digital-centric RF CMOS technology
    Matsuzawa, Akira
    2007 IEEE INTERNATIONAL WORKSHOP ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY, PROCEEDINGS: ENABLING TECHNOLOGIES FOR EMERGING WIRELESS SYSTEMS, 2007, : 122 - 126
  • [27] Producing phototransistors in a standard digital CMOS technology
    Sandage, RW
    Connelly, JA
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 1, 1996, : 369 - 372
  • [28] Novel polymer multilayer CMOS compatible technology for multilevel microfludic devices
    Agirregabiria, M
    Blanco, FJ
    Berganzo, J
    Ruano-López, JM
    Aranburu, I
    García, J
    Mayora, K
    2005 Spanish Conference on Electron Devices, Proceedings, 2005, : 221 - 224
  • [29] CMOS digital pixel sensors: technology and applications
    Skorka, Orit
    Joseph, Dileepan
    NANOSENSORS, BIOSENSORS, AND INFO-TECH SENSORS AND SYSTEMS 2014, 2014, 9060
  • [30] The Role of Doping Technology in the CMOS Digital Revolution
    Jain, Amitabh
    2018 22ND INTERNATIONAL CONFERENCE ON ION IMPLANTATION TECHNOLOGY (IIT 2018), 2018, : 19 - 28