46Gbit/s super-dynamic decision circuit module using InAlAs/InGaAs HEMTs

被引：7
|
作者：
Yoneyama, M
Otsuji, T
Imai, Y
Yamaguchi, S
Enoki, T
Umeda, Y
Hagimoto, K
机构：
[1] NTT, Opt Network Syst Labs, Kanagawa 239, Japan
[2] NTT, Syst Elect Labs, Kanagawa 239, Japan
来源：
ELECTRONICS LETTERS | 1997年 / 33卷 / 17期
关键词：
high electron mobility transistors; decision circuits;
D O I：
10.1049/el:19971007
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The authors describe a 46Gbit/s super-dynamic type decision circuit module that uses InAlAs/InGaAs HEMTs. Al a data rate of 40Gbit/s, the module shows an input data sensitivity of 104mV(pp) and a crock phase margin of 212 degrees.
引用
收藏
页码：1472 / 1474
页数：3
相关论文
共 42 条
  • [21] A super-dynamic flip-flop circuit for broadband applications up to 24 Gbit/s utilizing production-level 0.2-mu m GaAs MESFETs
    Otsuji, T
    Yoneyama, M
    Murata, K
    Sano, E
    GAAS IC SYMPOSIUM - 18TH ANNUAL, TECHNICAL DIGEST 1996, 1996, : 145 - 148
  • [22] High-input-sensitivity, low-power 43 gbit/s decision circuit using InP/InGaAs DHBTs
    Ishii, K
    Nosaka, H
    Ida, M
    Kurishima, K
    Enoki, T
    Shibata, T
    Sano, E
    ELECTRONICS LETTERS, 2002, 38 (12) : 557 - 558
  • [23] 17Gbit/s pin-PD/decision circuit using InP/InGaAs double-heterojunction bipolar transistors
    Yoneyama, M
    Sano, E
    Yamahata, S
    Matsuoka, Y
    Yaita, M
    ELECTRONICS LETTERS, 1996, 32 (04) : 393 - 394
  • [24] 17Gbit/s pin-PD/decision circuit using InP/InGaAs double-heterojunction bipolar transistors
    NTT LSI Lab, Kanagawa, Japan
    Electron Lett, 4 (393-394):
  • [25] A 40-Gbit/s optical repeater circuits using InAlAs/InGaAs HEMT digital IC chip set
    Yoneyama, M
    Sano, A
    Hagimoto, K
    Otsuji, T
    Murata, K
    Imai, Y
    Yamaguchi, S
    Enoki, T
    Sano, E
    1997 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS I-III: HIGH FREQUENCIES IN HIGH PLACES, 1997, : 461 - 464
  • [26] A 20-Gbit/s monolithic photoreceiver using InAlAs/InGaAs HEMT's and regrown p-i-n photodiode
    Spicher, J
    Klepser, BUH
    Beck, M
    Rudra, A
    Sachot, R
    Ilegems, M
    1996 EIGHTH INTERNATIONAL CONFERENCE ON INDIUM PHOSPHIDE AND RELATED MATERIALS, 1996, : 439 - 442
  • [27] High-sensitivity decision circuit in InP/InGaAs DHBT technology and 40-80Gbit/s optical experiments
    Konczykowska, A
    Jorge, F
    Kasbari, A
    Idler, W
    Giraudet, L
    Schuh, K
    Junginger, B
    Godin, J
    ELECTRONICS LETTERS, 2003, 39 (21) : 1532 - 1533
  • [28] A fully integrated 40-Gbit/s clock and data recovery circuit using InP/InGaAs HBTs
    Nosaka, H
    Sano, E
    Ishii, K
    Ida, M
    Kurishima, K
    Enoki, T
    Shibata, T
    2002 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-3, 2002, : 83 - 86
  • [29] 10-GB/S HIGH-SPEED MONOLITHICALLY INTEGRATED PHOTORECEIVER USING INGAAS P-I-N PD AND PLANAR DOPED INALAS/INGAAS HEMTS
    AKAHORI, Y
    AKATSU, Y
    KOHZEN, A
    YOSHIDA, J
    IEEE PHOTONICS TECHNOLOGY LETTERS, 1992, 4 (07) : 754 - 756
  • [30] 50 Gbit/s low-jitter dynamic decision circuit using Cbc compensation and semi-feed forward techniques
    Nosaka, H
    Ishii, K
    Nakajima, H
    Ida, M
    Enoki, T
    Shibata, T
    ELECTRONICS LETTERS, 2003, 39 (16) : 1187 - 1189
12345