Reference model based RTL verification: An integrated approach

被引：6

作者：

Hung, WNN ^{[1
]}

Narasimhan, N ^{[1
]}

机构：

[1] Synplic Inc, Sunnyvale, CA 94086 USA

来源：

NINTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS | 2004年

关键词：

D O I：

10.1109/HLDVT.2004.1431221

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

We present an approach that makes reference model based formal verification both complete and practical in an industrial setting. This paper describes a novel approach to conduct this exercise, by seamlessly integrating formal equivalence verification (FEV) techniques within a verification flow suited to formal property verification (FPV). This enables us to take full advantage of the rich expressive power of temporal specification languages and help guide the FEV tools so as to enable reference model verification to an extent that was never attempted before. We have successfully applied our approach to challenging verification problems at Intel(R).

引用

页码：9 / 13

页数：5

共 50 条

[21] RTL formal verification of embedded processors
Bavonparadon, P
Chongstitvatana, P
IEEE ICIT' 02: 2002 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY, VOLS I AND II, PROCEEDINGS, 2002, : 667 - 672
[22] A C-based RTL design verification methodology for complex microprocessor
Yim, JS
Hwang, YH
Park, CJ
Choi, H
Yang, WS
Oh, HS
Park, IC
Kyung, CM
DESIGN AUTOMATION CONFERENCE - PROCEEDINGS 1997, 1997, : 83 - 88
[23] RTL verification of timed asynchronous and heterogeneous systems using symbolic model checking
Vakilotojar, V
Beerel, PA
INTEGRATION-THE VLSI JOURNAL, 1997, 24 (01) : 19 - 35
[24] An automatic circuit extractor for RTL verification
Li, T
Guo, Y
Li, SK
ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 154 - 160
[25] Failure Triage in RTL Regression Verification
Poulos, Zissis
Veneris, Andreas
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (09) : 1893 - 1906
[26] Datapath verification with SystemC reference model
Lou, DJ
Yuan, JK
Li, DG
Jacobs, C
2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 906 - 909
[27] RTL verification of timed asynchronous and heterogeneous systems using symbolic model checking
Vakilotojar, V
Beerel, PA
PROCEEDINGS OF THE ASP-DAC '97 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1997, 1996, : 181 - 188
[28] Principle and verification of a structure model based correction approach
Thiem, Xaver
Riedel, Mirko
Kauschinger, Bernd
Mueller, Jens
7TH HPC 2016 - CIRP CONFERENCE ON HIGH PERFORMANCE CUTTING, 2016, 46 : 111 - 114
[29] FAE: Autoencoder-Based Failure Binning of RTL Designs for Verification and Debugging
Shen, Cheng-Hsien
Liang, Aaron C-W
Hsu, Charles C-H
Wen, Charles H-P
2019 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2019,
[30] RTL satisfiability solving using an ATPG based approach
Chen, MC
Wu, WM
Bian, JN
2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 910 - 913

← 1 2 3 4 5 →