FAE: Autoencoder-Based Failure Binning of RTL Designs for Verification and Debugging

被引:0
|
作者
Shen, Cheng-Hsien [1 ]
Liang, Aaron C-W [1 ]
Hsu, Charles C-H [1 ]
Wen, Charles H-P [1 ]
机构
[1] Natl Chiao Tung Univ, Dept Elect & Comp Engn, Hsinchu 300, Taiwan
来源
2019 IEEE INTERNATIONAL TEST CONFERENCE (ITC) | 2019年
关键词
debug; Register Transfer Level (RTL); failure binning; machine learning; autoencoder; latent space;
D O I
10.1109/itc44170.2019.9000178
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
As the Register Transfer Level (RTL) designs are more complicated, debugging becomes a major bottleneck in the design process. To make debugging more efficient, failure binning aims at grouping failure traces caused by the same error source together so that designers can focus on one bug at one time. However, as there are multiple bugs in a design, behaviors exhibited by failure traces are diverse and severely confuse designers. One error source may result in different appearances subject to different activation conditions. In addition, different error sources may also exhibit similar appearances among the limited number of failure traces. In this work, we propose an autoencoder-based failure binning engine name FAE for debugging RTL designs more efficiently. The autoencoders extract meaningful representations from the sparse and high-dimensional feature space to the latent space with good properties for clustering. Superior to prior works, FAE provides confidence ranks between bins and in a bin to clearly guide designers during debugging. Experimental results show that FAE can drive bins of higher purity under an acceptable number of bins than prior works, dropping only few less-informative failures. Evaluated by three common metrics for clustering, FAE also achieves averagely 13.1% improvement in purity, 25.0% improvement in NMI and 18.2% improvement in ARI, respectively. As a result, the proposed autoencoder-based engine, FAE, applies machine learning to extract useful information from diverse failure traces and is effective on failure binning with more focused debugging.
引用
收藏
页数:10
相关论文
共 10 条
  • [1] Formal equivalence verification and debugging techniques with auto-correction mechanism for RTL designs
    Alizadeh, Bijan
    Behnam, Payman
    MICROPROCESSORS AND MICROSYSTEMS, 2013, 37 (08) : 1108 - 1121
  • [2] A new RTL debugging methodology in FPGA-based verification platform
    Yang, SJ
    Shim, H
    Yang, WS
    Kyung, CM
    PROCEEDINGS OF 2004 IEEE ASIA-PACIFIC CONFERENCE ON ADVANCED SYSTEM INTEGRATED CIRCUITS, 2004, : 180 - 183
  • [3] Clustering-based Failure Triage for RTL Regression Debugging
    Poulos, Zissis
    Veneris, Andreas
    2014 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2014,
  • [4] Autoencoder-based detector for distinguishing process anomaly and sensor failure
    Lee, Chia-Yen
    Chang, Kai
    Ho, Chien
    INTERNATIONAL JOURNAL OF PRODUCTION RESEARCH, 2024, 62 (19) : 7130 - 7145
  • [5] Work In Progress: Safety and Robustness Verification of Autoencoder-Based Regression Models using the NNV Tool
    Pal, Neelanjana
    Johnson, Taylor T.
    Electronic Proceedings in Theoretical Computer Science, EPTCS, 2022, 361 : 79 - 88
  • [6] Work In Progress: Safety and Robustness Verification of Autoencoder-Based Regression Models using the NNV Tool
    Pal, Neelanjana
    Johnson, Taylor
    ELECTRONIC PROCEEDINGS IN THEORETICAL COMPUTER SCIENCE, 2021, (361): : 79 - 88
  • [7] Autoencoder-based Semi-Supervised Curriculum Learning For Out-of-domain Speaker Verification
    Zheng, Siqi
    Liu, Gang
    Suo, Hongbin
    Lei, Yun
    INTERSPEECH 2019, 2019, : 4360 - 4364
  • [8] A Scalable Formal Debugging Approach with Auto-Correction Capability Based on Static Slicing and Dynamic Ranking for RTL Datapath Designs
    Alizadeh, Bijan
    Behnam, Payman
    Sadeghi-Kohan, Somayeh
    IEEE TRANSACTIONS ON COMPUTERS, 2015, 64 (06) : 1564 - 1578
  • [9] Early Development of UVM based Verification Environment of Image Signal Processing Designs using TLM Reference Model of RTL
    Jain, Abhishek
    Gupta, Hima
    Jana, Sandeep
    Kumar, Krishna
    INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2014, 5 (02) : 77 - 82
  • [10] Scan-chain based watch-points for efficient run-time debugging and verification of FPGA designs
    Tiwari, A
    Tomko, KA
    ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 705 - 711