A Parallel 32x32 Time-To-Digital Converter Array Fabricated in a 130 nm Imaging CMOS Technology

被引：0

作者：

Gersbach, M. ^{[1
,5
]}

Maruyama, Y. ^{[5
]}

Labonne, E. ^{[1
]}

Richardson, J. ^{[2
,3
]}

Walker, R. ^{[3
]}

Grant, L. ^{[2
]}

Henderson, R. ^{[3
]}

Borghetti, F. ^{[4
]}

Stoppa, D. ^{[4
]}

Charbon, E. ^{[1
,5
]}

机构：

[1] Ecole Polytech Fed Lausanne, CH-1015 Lausanne, Switzerland

[2] ST Microelectroniocs, Edinburgh, Midlothian, Scotland

[3] Univ Edinburgh, Edinburgh, Midlothian, Scotland

[4] Fondaz Bruno Kessler, Trento, Italy

[5] Delft Univ Technol, Delft, Netherlands

来源：

2009 PROCEEDINGS OF ESSCIRC | 2009年

关键词：

TDC; TDC array; TCSPC; SPAD; FLIM; RESOLUTION; DETECTOR; SENSOR;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We report on the design and characterization of a 32 x 32 time-to-digital converter (TDC) array implemented in a 130 nm imaging CMOS technology. The 10-bit TDCs exhibit a timing resolution of 119 Ps with a timing uniformity across the entire array of less than 2 LSBs. The differential- and integral non-linearity (DNL and INL) were measured at +/- 0.4 and +/- 1.2 LSBs respectively. The TDC array was fabricated with a pitch of 50 mu m in both directions and with a total TDC area of less than 2000 mu m(2). The characteristics of the array make it an excellent candidate for in-pixel TDC in time-resolved imagers for applications such as 3-D imaging and fluorescence lifetime imaging microscopy (FLIM).

引用

页码：197 / +

页数：2

共 50 条

[31] Time of arrival measurement using ring oscillator-based Vernier time-to-digital converter in 28 nm CMOS
Kadlubowski, Lukasz A.
Kmon, Piotr
PRZEGLAD ELEKTROTECHNICZNY, 2020, 96 (12): : 115 - 118
[32] HIGH-RESOLUTION SINGLE-PHOTON IMAGING WITH A LOW-FILL-FACTOR 32x32 SPAD ARRAY BY SCANNING IN THE PHOTOSENSITIVE AREA
Guo, Hengshuo
Li, Yahui
Gao, Guilong
Wang, Gang
Yue, Mengmeng
Ji, Chao
Wang, Di
Feng, Xiaoqiang
JOURNAL OF RUSSIAN LASER RESEARCH, 2023, 44 (03) : 348 - 356
[33] A 69.5 mW 20 GS/s 6b Time-Interleaved ADC With Embedded Time-to-Digital Calibration in 32 nm CMOS SOI
Chen, Vanessa H. -C.
Pileggi, Lawrence
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2014, 49 (12) : 2891 - 2901
[34] A Low Power Two-Step Cyclic Time-to-Digital Converter without Startup Time Error in 180 nm CMOS
Van Nhan Nguyen
Lee, Jong-Wook
PROCEEDINGS OF 2018 2ND INTERNATIONAL CONFERENCE ON RECENT ADVANCES IN SIGNAL PROCESSING, TELECOMMUNICATIONS & COMPUTING (SIGTELCOM 2018), 2018, : 116 - 120
[35] A 6fJ/step, 5.5ps Time-to-Digital Converter for a Digital PLL in 40nm Digital LP CMOS
Borremans, J.
Vengattarmane, K.
Craninckx, J.
2010 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS RFIC SYMPOSIUM, 2010, : 417 - 420
[36] A 100-ps time-resolution CMOS time-to-digital converter for positron emission tomography imaging applications
Swann, BK
Blalock, BJ
Clonts, LG
Binkley, DM
Rochelle, JM
Breeding, E
Baldwin, KM
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (11) : 1839 - 1852
[37] High Fill Factor Digital Silicon Photomultiplier Structures in 130nm CMOS Imaging Technology
Walker, Richard J.
Webster, Eric A. G.
Li, Jiahao
Massari, Nicola
Henderson, Robert K.
2012 IEEE NUCLEAR SCIENCE SYMPOSIUM AND MEDICAL IMAGING CONFERENCE RECORD (NSS/MIC), 2012, : 1945 - 1948
[38] A 3.6 mW, 90 nm CMOS Gated-Vernier Time-to-Digital Converter With an Equivalent Resolution of 3.2 ps
Lu, Ping
Liscidini, Antonio
Andreani, Pietro
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (07) : 1626 - 1635
[39] A 10ps 500MHz Time-to-Digital Converter in 0.18μm CMOS Technology for ADC
Li, Yazhou
Hu, Qingsheng
PROCEEDINGS OF 2012 2ND INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND NETWORK TECHNOLOGY (ICCSNT 2012), 2012, : 234 - 237
[40] A 90nm CMOS Gated-Ring-Oscillator-Based 2-Dimension Vernier Time-to-Digital Converter
Lu, Ping
Andreani, Pietro
Liscidini, Antonio
2012 NORCHIP, 2012,

← 1 2 3 4 5 →