Design of high-speed low-power 3-2 counter and 4-2 compressor for fast multipliers

被引：68

作者：

Hsiao, SF ^{[1
]}

Jiang, MR ^{[1
]}

Yeh, JS ^{[1
]}

机构：

[1] Natl Sun Yat Sen Univ, Inst Comp & Informat Engn, Kaohsiung, Taiwan

来源：

ELECTRONICS LETTERS | 1998年 / 34卷 / 04期

关键词：

D O I：

10.1049/el:19980306

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A 3-2 counter and a 4-2 compressor are the basic components in the partial product summation tree of a parallel array multiplier. A new high-speed and low power design of these components is presented. Owing to the reduction of the internal load capacitance, the counter and compressor have better speed and power performance than other recently proposed approaches.

引用

页码：341 / 343

页数：3

共 50 条

[41] High-speed and low-power UWB radio system design
Namgoong, Won
CONFERENCE RECORD OF THE FORTY-FIRST ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1-5, 2007, : 1320 - 1323
[42] Design of an Improved Low-Power and High-Speed Booth Multiplier
Ahsan Rafiq
Shabbir Majeed Chaudhry
Circuits, Systems, and Signal Processing, 2021, 40 : 5500 - 5532
[43] Impact of strain on the design of low-power high-speed circuits
Ramakrishnan, H.
Maharatna, K.
Chattopadhyay, S.
Yakovlev, A.
2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 1153 - +
[44] Design of low-power high-speed bipolar frequency dividers
Alioto, M
Di Cataldo, G
Palumbo, G
ELECTRONICS LETTERS, 2002, 38 (04) : 158 - 160
[45] Design of A High-Speed Low-Power Multiport Register File
Li, Shenglong
Li, Zhaolin
Wang, Fang
2009 ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIMEASIA 2009), 2009, : 408 - +
[46] Design of an Energy Efficient 4-2 Compressor
Kumar, Manish
Nath, Jonali
INTERNATIONAL CONFERENCE ON MATERIALS, ALLOYS AND EXPERIMENTAL MECHANICS (ICMAEM-2017), 2017, 225
[47] Analysis and design of high-speed and low-power CMOS PLAs
Wang, JS
Chang, CR
Yeh, CW
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (08) : 1250 - 1262
[48] Design of High-Speed and Low-Power Comparator in Flash ADC
Zhang, Shaozhen
Li, Zheying
Ling, Bo
2012 INTERNATIONAL WORKSHOP ON INFORMATION AND ELECTRONICS ENGINEERING, 2012, 29 : 687 - 692
[49] Optimizing FinFET Technology for High-Speed and Low-Power Design
Sairam, Tarun
Zhao, Wei
Cao, Yu
GLSVLSI'07: PROCEEDINGS OF THE 2007 ACM GREAT LAKES SYMPOSIUM ON VLSI, 2007, : 73 - 77
[50] Low-power and high-speed approximate 4:2 compressors for image multiplication applications in CNFETs
Rostami, Danial
Eshghi, Mohammad
Mehrabani, Yavar Safaei
INTERNATIONAL JOURNAL OF ELECTRONICS, 2021, 108 (08) : 1288 - 1308

← 1 2 3 4 5 →