Design of high-speed low-power 3-2 counter and 4-2 compressor for fast multipliers

被引：68

作者：

Hsiao, SF ^{[1
]}

Jiang, MR ^{[1
]}

Yeh, JS ^{[1
]}

机构：

[1] Natl Sun Yat Sen Univ, Inst Comp & Informat Engn, Kaohsiung, Taiwan

来源：

ELECTRONICS LETTERS | 1998年 / 34卷 / 04期

关键词：

D O I：

10.1049/el:19980306

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A 3-2 counter and a 4-2 compressor are the basic components in the partial product summation tree of a parallel array multiplier. A new high-speed and low power design of these components is presented. Owing to the reduction of the internal load capacitance, the counter and compressor have better speed and power performance than other recently proposed approaches.

引用

页码：341 / 343

页数：3

共 50 条

[31] Approximate Energy Recovery 4-2 Compressor for Low-Power Sub-GHz IoT Applications
Thapliyal, Himanshu
Kahleifeh, Zachary
2019 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2019), 2019, : 415 - 419
[32] The 4-2 Fused Adder–Subtractor Compressor for Low-Power Butterfly-Based Hardware Architectures
Bianca Silveira
Guilherme Paim
Brunno Alves Abreu
Rafael dos Santos Ferreira
Cláudio Machado Diniz
Eduardo Antônio César da Costa
Sergio Bampi
Circuits, Systems, and Signal Processing, 2022, 41 : 1577 - 1595
[33] High-speed and low-power design techniques for TCAM macros
Wang, Chao-Ching
Wang, Jinn-Shyan
Yeh, Chingwei
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (02) : 530 - 540
[34] Approximate multipliers based on a novel unbiased approximate 4-2 compressor
Fang, Bao
Liang, Huaguo
Xu, Dawen
Yi, Maoxiang
Sheng, Yongxia
Jiang, Cuiyun
Huang, Zhengfeng
Lu, Yingchun
INTEGRATION-THE VLSI JOURNAL, 2021, 81 : 17 - 24
[35] High-speed and low-power design of parallel turbo decoder
He, ZY
Roy, S
Fortier, P
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 6018 - 6021
[36] ASIC Design of High-Speed Low-Power HDLC Controller
陈禾
韩月秋
Journal of Beijing Institute of Technology, 2003, (S1) : 66 - 69
[37] Design of an Improved Low-Power and High-Speed Booth Multiplier
Rafiq, Ahsan
Chaudhry, Shabbir Majeed
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2021, 40 (11) : 5500 - 5532
[38] HIGH-SPEED LOW-POWER GAAS CROSSPOINT SWITCH DESIGN
BAGHERI, M
ELECTRONICS LETTERS, 1990, 26 (15) : 1142 - 1144
[39] ASIC Design of High-Speed Low-Power HDLC Controller
陈禾
韩月秋
Journal of Beijing Institute of Technology(English Edition), 2003, (English Edition) : 66 - 69
[40] Design criterion for high-speed low-power SC circuits
Amoroso, F. A.
Pugliese, A.
Cappuccino, G.
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2011, 39 (10) : 1067 - 1078

← 1 2 3 4 5 →