LogTM-SE: Decoupling hardware transactional memory from caches

被引:0
|
作者
Yen, Luke [1 ]
Bobba, Jayaram [1 ]
Marty, Michael R. [1 ]
Moore, Kevin E. [1 ]
Volos, Haris [1 ]
Hill, Mark D. [1 ]
Swift, Michael M. [1 ]
Wood, David A. [1 ]
机构
[1] Univ Wisconsin, Dept Comp Sci, 1210 W Dayton St, Madison, WI 53706 USA
基金
美国国家科学基金会;
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper proposes a hardware transactional memory (HTM) system called LogTM Signature Edition (LogTM-SE). LogTM-SE uses signatures to summarize a transaction's read- and write-sets and detects conflicts on coherence requests (eager conflict detection). Transactions update memory "in place" after saving the old value in a per-thread memory log (eager version management). Finally, a transaction commits locally by clearing its signature, resetting the log pointer, etc., while aborts must undo the log. LogTM-SE achieves two key benefits. First, signatures and logs can be implemented without changes to highly-optimized cache arrays because LogTM-SE never moves cached data, changes a block's cache state, or flash clears bits in the cache. Second, transactions are more easily virtualized because signatures and logs are software accessible, allowing the operating system and runtime to save and restore this state. In particular, LogTM-SE allows cache victimization, unbounded nesting (both open and closed), thread context switching and migration, and paging.
引用
收藏
页码:261 / +
页数:2
相关论文
共 50 条
  • [1] Supporting nested transactional memory in LogTM
    Moravan, Michelle J.
    Bobba, Jayaram
    Moore, Kevin E.
    Yen, Luke
    Hill, Mark D.
    Liblit, Ben
    Swift, Michael M.
    Wood, David A.
    ACM SIGPLAN NOTICES, 2006, 41 (11) : 359 - 370
  • [2] LogTM: Log-based transactional memory
    Moore, Kevin E.
    Bobba, Jayararn
    Moravan, Michelle J.
    Hill, Mark D.
    Wood, David A.
    TWELFTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2006, : 258 - +
  • [3] Characterization of conflicts in log-based transactional memory (LogTM)
    Titos, J. Ruben
    Acacio, Manuel E.
    Garcia, Jose M.
    PROCEEDINGS OF THE 16TH EUROMICRO CONFERENCE ON PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING, 2008, : 30 - +
  • [4] Hardware Transactional Persistent Memory
    Giles, Ellis
    Doshi, Kshitij
    Varman, Peter
    PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS (MEMSYS 2018), 2018, : 190 - 205
  • [5] Fun with Hardware Transactional Memory
    Herlihy, Maurice
    SIGMOD'14: PROCEEDINGS OF THE 2014 ACM SIGMOD INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, 2014, : 575 - 575
  • [6] Hardware Transactional Memory meets memory persistency
    Castro, Daniel
    Romano, Paolo
    Barreto, Joao
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2019, 130 : 63 - 79
  • [7] Hardware Transactional Memory meets Memory Persistency
    Castro, Daniel
    Romano, Paolo
    Barreto, Joao
    2018 32ND IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM (IPDPS), 2018, : 368 - 377
  • [8] Improving Parallelism in Hardware Transactional Memory
    Dice, Dave
    Herlihy, Maurice
    Kogan, Alex
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2018, 15 (01)
  • [9] Performance pathologies in hardware transactional memory
    Bobba, Jayaram
    Moore, Kevin E.
    Volos, Haris
    Yen, Luke
    Hill, Mark D.
    Swift, Michael M.
    Wood, David A.
    IEEE MICRO, 2008, 28 (01) : 32 - 41
  • [10] Refereeing Conflicts in Hardware Transactional Memory
    Shriraman, Arrvindh
    Dwarkadas, Sandhya
    ICS'09: PROCEEDINGS OF THE 2009 ACM SIGARCH INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, 2009, : 136 - 146