LogTM-SE: Decoupling hardware transactional memory from caches

被引:0
|
作者
Yen, Luke [1 ]
Bobba, Jayaram [1 ]
Marty, Michael R. [1 ]
Moore, Kevin E. [1 ]
Volos, Haris [1 ]
Hill, Mark D. [1 ]
Swift, Michael M. [1 ]
Wood, David A. [1 ]
机构
[1] Univ Wisconsin, Dept Comp Sci, 1210 W Dayton St, Madison, WI 53706 USA
基金
美国国家科学基金会;
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper proposes a hardware transactional memory (HTM) system called LogTM Signature Edition (LogTM-SE). LogTM-SE uses signatures to summarize a transaction's read- and write-sets and detects conflicts on coherence requests (eager conflict detection). Transactions update memory "in place" after saving the old value in a per-thread memory log (eager version management). Finally, a transaction commits locally by clearing its signature, resetting the log pointer, etc., while aborts must undo the log. LogTM-SE achieves two key benefits. First, signatures and logs can be implemented without changes to highly-optimized cache arrays because LogTM-SE never moves cached data, changes a block's cache state, or flash clears bits in the cache. Second, transactions are more easily virtualized because signatures and logs are software accessible, allowing the operating system and runtime to save and restore this state. In particular, LogTM-SE allows cache victimization, unbounded nesting (both open and closed), thread context switching and migration, and paging.
引用
收藏
页码:261 / +
页数:2
相关论文
共 50 条
  • [31] Brief Announcement: Hardware Transactional Persistent Memory
    Giles, Ellis
    Doshi, Kshitij
    Varman, Peter
    SPAA'18: PROCEEDINGS OF THE 30TH ACM SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES, 2018, : 227 - 230
  • [32] What Scientific Applications Can Benefit from Hardware Transactional Memory?
    Schindewolf, Martin
    Bihari, Barna
    Gyllenhaal, John
    Schulz, Martin
    Wang, Amy
    Karl, Wolfgang
    2012 INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS (SC), 2012,
  • [33] Hardware Transactional Memory System for Parallel Programming
    Wang Huayong
    Hou Rui
    Wang Kun
    2008 13TH ASIA-PACIFIC COMPUTER SYSTEMS ARCHITECTURE CONFERENCE, 2008, : 21 - 27
  • [34] Supporting transaction nesting in hardware transactional memory
    Liu, Yi
    Wu, Ming-Yu
    Wang, Yong-Hui
    Qian, De-Pei
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2014, 42 (01): : 130 - 136
  • [35] Virtues and Limitations of Commodity Hardware Transactional Memory
    Diegues, Nuno
    Romano, Paolo
    Rodrigues, Luis
    PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT'14), 2014, : 3 - 14
  • [36] Migration in Hardware Transactional Memory on Asymmetric Multiprocessor
    Sustran, Zivojin
    Protic, Jelica
    IEEE ACCESS, 2021, 9 (09): : 69346 - 69364
  • [37] Transactional memory: The hardware-software interface
    McDonald, Austen
    Carlstrom, Brian D.
    Chung, JaeWoong
    Minh, Chi Cao
    Chafi, Hassan
    Kozyrakis, Christos
    Olukotun, Kunle
    IEEE MICRO, 2007, 27 (01) : 67 - 76
  • [38] Seer: Probabilistic Scheduling for Hardware Transactional Memory
    Diegues, Nuno
    Romano, Paolo
    Garbatov, Stoyan
    ACM TRANSACTIONS ON COMPUTER SYSTEMS, 2017, 35 (03):
  • [39] Removal of Conflicts in Hardware Transactional Memory Systems
    Waliullah, M. M.
    Stenstrom, Per
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2014, 42 (01) : 198 - 218
  • [40] Seer: Probabilistic Scheduling for Hardware Transactional Memory
    Diegues, Nuno
    Romano, Paolo
    Garbatov, Stoyan
    SPAA'15: PROCEEDINGS OF THE 27TH ACM SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES, 2015, : 224 - 233