All-Digital Time-Mode Elliptic Filters Based On The Operational Simulation Of LC Ladders

被引：0

作者：

Abdelfattah, Moataz ^{[1
]}

Roberts, Gordon W. ^{[1
]}

Chodavarapu, Vamsy P. ^{[2
]}

机构：

[1] McGill Univ, Integrated Microsyst Lab, Montreal, PQ, Canada

[2] McGill Univ, Sensor Microsyst Lab, Montreal, PQ, Canada

来源：

2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) | 2014年

基金：

加拿大自然科学与工程研究理事会;

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Time-Mode Signal Processing (TMSP) techniques are attempting to develop analog signal processing algorithms using primitive digital building blocks such as inverters and NAND/NOR gates. By doing so, the design of such analog circuits can be captured and automated by standard digital design tools and methodologies. In this paper, a method is proposed for designing high-order elliptic filters based on the operational simulation of LC ladder networks using a set of all-digital time-mode building blocks (some new, some known). The design of a fifth-order elliptic filter having 1 dB passband ripple and 60 dB of stopband attenuation will be used to demonstrate the feasibility of the proposed design method.

引用

页码：2125 / 2128

页数：4

共 50 条

[1] All-digital successive approximation TDC in time-mode signal processing
Lee, Daniel Junehee
Yuan, Fei
Zhou, Yushi
[J]. MICROELECTRONICS JOURNAL, 2021, 114
[2] All-Digital Successive Approximation TDC in Time-Mode Signal Processing
Lee, Daniel Junehee
Yuan, Fei
Zhou, Yushi
[J]. 2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
[3] Design Techniques of All-Digital Time Integrators for Time-Mode Signal Processing
Yuan, Fei
[J]. 2017 2ND IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM), 2017, : 272 - 276
[4] Design techniques of all-digital arithmetic units for time-mode signal processing
Yuan, Fei
[J]. IET CIRCUITS DEVICES & SYSTEMS, 2018, 12 (06) : 753 - 763
[5] Analysis and Design of an All-Digital increment σ TDC via Time-Mode Signal Processing
Yuan, Fei
Parekh, Parth
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020, 67 (06) : 994 - 998
[6] The design of log-domain filters based on the operational simulation of LC ladders
Perry, D
Roberts, GW
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1996, 43 (11): : 763 - 774
[7] Time-Mode All-Digital Delta-Sigma Time-to-Digital Converter with Process Uncertainty Calibration
Yuan, Fei
Parekh, Parth
[J]. 2019 IEEE 62ND INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2019, : 489 - 492
[8] All-Digital Time-Mode Direct-Form All-Pole Biquadratic Filter Realization
Abdelfattah, Moataz
Roberts, Gordon W.
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2017, 64 (11) : 1262 - 1266
[9] All-digital 1-1 MASH delta-sigma time-to-digital converter via time-mode signal processing
Young Jun Park
Fei Yuan
[J]. Analog Integrated Circuits and Signal Processing, 2020, 102 : 427 - 443
[10] All-digital 1-1 MASH delta-sigma time-to-digital converter via time-mode signal processing
Park, Young Jun
Yuan, Fei
[J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2020, 102 (02) : 427 - 443

← 1 2 3 4 5 →