All-Digital Time-Mode Elliptic Filters Based On The Operational Simulation Of LC Ladders

被引：0
|
作者：
Abdelfattah, Moataz [1 ]
Roberts, Gordon W. [1 ]
Chodavarapu, Vamsy P. [2 ]
机构：
[1] McGill Univ, Integrated Microsyst Lab, Montreal, PQ, Canada
[2] McGill Univ, Sensor Microsyst Lab, Montreal, PQ, Canada
来源：
2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) | 2014年
基金：
加拿大自然科学与工程研究理事会;
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Time-Mode Signal Processing (TMSP) techniques are attempting to develop analog signal processing algorithms using primitive digital building blocks such as inverters and NAND/NOR gates. By doing so, the design of such analog circuits can be captured and automated by standard digital design tools and methodologies. In this paper, a method is proposed for designing high-order elliptic filters based on the operational simulation of LC ladder networks using a set of all-digital time-mode building blocks (some new, some known). The design of a fifth-order elliptic filter having 1 dB passband ripple and 60 dB of stopband attenuation will be used to demonstrate the feasibility of the proposed design method.
引用
收藏
页码：2125 / 2128
页数：4
相关论文
共 50 条
  • [41] All-Digital Mismatched Calibrator and Compensator for SR Latch-Based Variable-Gain Time Amplifier
    Chao, Kuan-Chieh
    Lai, Jung-Chin
    Hsu, Terng-Yin
    [J]. IEEE ACCESS, 2020, 8 (08): : 42082 - 42096
  • [42] A Novel All-Digital Calibration Method for Timing Mismatch in Time-Interleaved ADC Based on Modulation Matrix
    Liu, Sujuan
    Zhao, Lin
    Li, Shibo
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2022, 69 (07) : 2955 - 2967
  • [43] Time-based all-digital sigma–delta modulators for nanometer low voltage CMOS data converters
    YiQiao Lin
    Mohammed Ismail
    [J]. Analog Integrated Circuits and Signal Processing, 2012, 73 : 801 - 808
  • [44] Gigasample Time-Interleaved Delta-Sigma Modulator for FPGA-based All-Digital Transmitters
    Cordeiro, Rui F.
    Oliveira, Arnaldo S. R.
    Vieira, Jose
    Silva, Nelson V.
    [J]. 2014 17TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2014, : 222 - 227
  • [45] A novel ALL-digital low powerdelay lines based time difference amplifier for coarse-fine TDC
    Razmdideh, Ramin
    Saneei, Mohsen
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2019, 98 (01) : 137 - 146
  • [46] EO/IR Scene Generation Open Source Initiative for Real-Time Hardware-in-the-Loop and All-Digital Simulation
    Morris, Joseph W.
    Lowry, Mac
    Boren, Brett
    Towers, James B.
    Trimble, Darian E.
    Bunfield, Dennis H.
    [J]. TECHNOLOGIES FOR SYNTHETIC ENVIRONMENTS: HARDWARE-IN-THE-LOOP XVI, 2011, 8015
  • [47] Theoretical Bounds on Time-Domain Resolution of Multilevel Carrier-Based Digital PWM Signals Used in All-Digital Transmitters
    Tanovic, Omer
    Ma, Rui
    Teo, Koon Hoo
    [J]. 2017 IEEE 60TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2017, : 1146 - 1149
  • [48] Note: All-digital CMOS MOS-capacitor-based pulse-shrinking mechanism suitable for time-to-digital converters
    Chen, Chun-Chi
    Hwang, Chorng-Sii
    Lin, You-Ting
    Liu, Keng-Chih
    [J]. REVIEW OF SCIENTIFIC INSTRUMENTS, 2015, 86 (12):
  • [49] A Fast-Locking All-Digital Phase-Locked Loop with a Novel Counter-Based Mode Switching Controller
    Yu, Guangming
    Wang, Yu
    Yang, Huazhong
    Wang, Hui
    [J]. TENCON 2009 - 2009 IEEE REGION 10 CONFERENCE, VOLS 1-4, 2009, : 406 - 410
  • [50] Time-based all-digital sigma-delta modulators for nanometer low voltage CMOS data converters
    Lin, YiQiao
    Ismail, Mohammed
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2012, 73 (03) : 801 - 808
12345