A Novel Design of Low-Power Double Edge-Triggered Flip-Flop

Flip-flops are known and widely used in VLSI integrated circuit (IC) design. The main advantage of using double edge-triggered flip-flop (DETFF) is that it allows one to maintain a constant throughput while operating at only half the clock frequency. As the increasing usages for flip-flops, the desire to reduce power consumption has led to increased demand for low power consumption flip-flops. This paper compares four previously published DETFFs together with our design for their power consumption. Several HSPICE simulations with different input sequences show that the proposed DETFF reduces power consumption up to 79.5 %, as compared to the existing DETFFs.