A Low Phase-noise Low-power PLL in 0.13-μm CMOS for Low Voltage Application

被引：0
|
作者：
Guo, Q. [1 ]
Zhou, H. F. [1 ]
Cheng, W. W. [1 ]
Han, Y. [1 ]
Han, X. X. [1 ]
Liang, X. [1 ]
机构：
[1] Zhejiang Univ, Dept Informat Sci & Elect Engn, Hangzhou 310027, Zhejiang, Peoples R China
来源：
PIERS 2009 MOSCOW VOLS I AND II, PROCEEDINGS | 2009年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A low voltage, low power phase-locked loop (PLL) using a standard 0.13-mu m CMOS 1P8M process is presented. The voltage-controlled oscillator (VCO) can operate from a 0.5 V supply while the phase-frequency detector (PFD), charge pump (CP) and the divider use 0.8 V supply. The dc power consumption of the PLL is only 2.5 mW. Due to the use of the wideband nulling of flicker noise up conversion technique, the worst phase noise of the whole tuning range is 122.5 dBc/Hz at 1 MHz frequency offset and the phase noise displays little dependence on the frequency tuning.
引用
收藏
页码：1540 / 1544
页数：5
相关论文
共 50 条
  • [31] Phase-noise and amplitude-noise measurement of low-power signals
    Rubiola, E
    Salik, E
    Yu, N
    Maleki, L
    Proceedings of the 2004 IEEE International Frequency Control Symposium and Exposition, 2005, : 292 - 297
  • [32] Low-power cmos PLL for clock generator
    Wu, WC
    Huang, CC
    Chang, CH
    Tseng, NH
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 633 - 636
  • [33] A Study on Design of PLL for Low Phase-Noise Characteristics
    Hobara, Hideyasu
    Kayano, Yoshiki
    Inoue, Hiroshi
    2012 PROCEEDINGS OF SICE ANNUAL CONFERENCE (SICE), 2012, : 1416 - 1421
  • [34] Low-power fully integrated 10-Gb/s SONET/SDH transceiver in 0.13-μm CMOS
    Henrickson, L
    Shen, D
    Nellore, U
    Ellis, A
    Oh, J
    Wang, H
    Capriglione, G
    Atesoglu, A
    Yang, A
    Wu, P
    Quadri, S
    Crosbie, D
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (10) : 1595 - 1601
  • [35] A low-power 63-GHz CMOS direct injection-locked frequency divider in 0.13-μm CMOS technology
    Hsu, Wei-Lun
    Chen, Chang-Zhi
    Lin, Yo-Sheng
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2008, 50 (10) : 2581 - 2584
  • [36] VCO phase-noise improvement by gate-finger configuration of 0.13-μm CMOS transistors
    Ho, CC
    Liang, GH
    Huang, CF
    Chan, YJ
    Chang, CS
    Chao, CP
    IEEE ELECTRON DEVICE LETTERS, 2005, 26 (04) : 258 - 260
  • [37] Low-Voltage Low-Power CMOS Design
    Dokic, Branko L.
    Pesic-Brdanin, Tatjana
    Cavka, Drago
    2016 INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (INDEL), 2016,
  • [38] A low-voltage low-power CMOS phase-locked loop
    Chang, RC
    Kuo, LC
    Chen, HM
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2005, 14 (05) : 997 - 1006
  • [39] A low power and low phase-noise 91∼96 GHz VCO in 90 nm CMOS
    Lin, Yo-Sheng
    Lan, Kai-Siang
    Chuang, Ming-Yuan
    Lin, Yu-Ching
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2018, 105 (06) : 1063 - 1077
  • [40] An analysis of flicker noise rejection in low-power and low-voltage CMOS mixers
    Melly, T
    Porret, AS
    Enz, CC
    Vittoz, EA
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (01) : 102 - 109
12345