High-performance non-volatile CdS nanobelt-based floating nanodot gate memory

被引:13
|
作者
Wu, P. C.
Dai, Y.
Ye, Y.
Fang, X. L.
Sun, T.
Liu, C.
Dai, L. [1 ]
机构
[1] Peking Univ, State Key Lab Mesoscop Phys, Beijing 100871, Peoples R China
基金
中国国家自然科学基金;
关键词
METAL; NANOCRYSTALS; OXIDE;
D O I
10.1039/c000541j
中图分类号
O64 [物理化学(理论化学)、化学物理学];
学科分类号
070304 ; 081704 ;
摘要
High-performance, non-volatile, floating nanodot gate memories (FNGMs) based on single CdS nanobelts (NBs) are reported. Their structure consists of a CdS NB field-effect transistor and Au nanodots embedded in high-kappa HfO2 top-gate dielectrics. Direct tunnelling of charges between the CdS NB and the Au nanodots causes a shift of the threshold. A simple thermal evaporation method was employed to fabricate high-density, uniformly distributed Au nanodots (similar to 3 x 10(12) cm(-2)) in between a 5 nm HfO2 tunnelling layer and a 15 nm HfO2 control oxide layer. Under a low operation voltage of 5 V, a typical as-fabricated FNGM has a large memory window of 3.2 V, long retention time of up to 10(5) s, and good stress endurance of more than 10(4) write/erase cycles. The working principle of the CdS nanobelt-based FNGM is discussed in detail in this paper.
引用
收藏
页码:4404 / 4408
页数:5
相关论文
共 50 条
  • [31] Erasable memory properties of spectral selectivity modulated by temperature and bias in an individual CdS nanobelt-based photodetector
    Tong, Tao
    Wang, Shujuan
    Zhao, Jie
    Cheng, Baochang
    Xiao, Yanhe
    Lei, Shuijin
    [J]. NANOSCALE HORIZONS, 2019, 4 (01) : 138 - 147
  • [32] A High Performance File System for Non-Volatile Main Memory
    Ou, Jiaxin
    Shu, Jiwu
    Lu, Youyou
    [J]. PROCEEDINGS OF THE ELEVENTH EUROPEAN CONFERENCE ON COMPUTER SYSTEMS, (EUROSYS 2016), 2016,
  • [33] Non-Volatile Memory Host Controller Interface Performance Analysis in High-Performance I/O Systems
    Awad, Amro
    Kettering, Brett
    Solihin, Yan
    [J]. 2015 IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS AND SOFTWARE (ISPASS), 2015, : 145 - 154
  • [34] Gate stress study on High Voltage MOSFET for Non-Volatile Memory applications
    Carmona, M.
    Lopez, L.
    Ogier, J. -L.
    Goguenheim, D.
    [J]. 2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2014,
  • [35] Investing the effectiveness of retention performance in a non-volatile floating gate memory device with a core-shell structure of CdSe nanoparticles
    Dong-Hoon Lee
    Jung-Min Kim
    Ki-Tae Lim
    Hyeong Jun Cho
    Jin Ho Bang
    Yong-Sang Kim
    [J]. Electronic Materials Letters, 2016, 12 : 276 - 280
  • [36] Investing the Effectiveness of Retention Performance in a Non-Volatile Floating Gate Memory Device with a Core-Shell Structure of CdSe Nanoparticles
    Lee, Dong-Hoon
    Kim, Jung-Min
    Lim, Ki-Tae
    Cho, Hyeong Jun
    Bang, Jin Ho
    Kim, Yong-Sang
    [J]. ELECTRONIC MATERIALS LETTERS, 2016, 12 (02) : 276 - 280
  • [37] Cachet: A High-Performance Joint-Subtree Integrity Verification for Secure Non-Volatile Memory
    Kubo, Tatsuya
    Takamaeda-Yamazaki, Shinya
    [J]. 2023 IEEE SYMPOSIUM IN LOW-POWER AND HIGH-SPEED CHIPS, COOL CHIPS, 2023,
  • [38] Low-Power High-Performance Non-Volatile Memory on a Flexible Substrate with Excellent Endurance
    Cheng, Chun-Hu
    Yeh, Fon-Shan
    Chin, Albert
    [J]. ADVANCED MATERIALS, 2011, 23 (07) : 902 - +
  • [39] Enabling High-Performance DNN Inference Accelerators using Non-Volatile Analog Memory (Invited)
    Chen, An
    Ambrogio, Stefano
    Narayanan, Pritish
    Tsai, Hsinyu
    Mackin, Charles
    [J]. 2020 IEEE ELECTRON DEVICES TECHNOLOGY AND MANUFACTURING CONFERENCE (EDTM 2020), 2020,
  • [40] Floating nanodot gate memory devices based on biomineralized inorganic nanodot array as a storage node
    Miura, A
    Hikono, T
    Matsumura, T
    Yano, H
    Hatayama, T
    Uraoka, Y
    Fuyuki, T
    Yoshii, S
    Yamashita, I
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 2006, 45 (1-3): : L1 - L3